Architecture of Linear Massive MIMO Detection

Abstract

In practical massive MIMO detection, besides the influence of the algorithm’s own characteristics on the detection results, the hardware circuits also affect the efficiency of signal detection. In Chap. 2, we have introduced four typical iteration algorithms of massive MIMO linear detection, and illustrate their advantages by comparing them with some existing linear detection algorithms. This chapter describes how to implement the four algorithms in VLSI. First, it describes the implementation of the algorithms in the hardware circuits, and the matters needing attention. Then, it introduces the optimization problems in the chip design, including how to improve the throughput of chip, and how to reduce the power consumption and area of chip. Finally, the parameters of the designed chip are compared with those of the existing linear detection algorithms, and then the comprehensive comparison results are obtained.