Modeling and Simulation Based Investigation of Triple Material Surrounding Gate Tunnel FET for Low Power Application

Abstract

A two-dimensional analytical model is proposed in this paper for surface potential and drain current on Triple Material Surrounding Gate Junctionless Tunnel Field Effect Transistor (TFET). The purpose of this theoretical analysis is to break down two 1D equations of the 2D Poisson Equations. In this model, Triple Material Gates are decomposed into three different individual gates with different work functions. The Finite Differentiation Method is being enforced for this reason. By applying sufficient boundary constraints, the decomposed individual 1D Poisson equations are combined. In essence, this decreases the difficulty of solving Poisson equations in 2D. The analytical model proposed makes expressions of surface potential and drain current simpler. The reduction in the subthreshold swing which makes the device useful for low power applications. Finally, the outcomes of the study are correlated with the TCAD simulation. The proposed model is therefore validated to explain the nature of the Triple Material Surrounding Gate Junctionless TFETs.