Implementation of Enhanced Parallel port interface for Frequency analysis in a configurable Ring Oscillator PUF circuits on Xilinx Spartan 3E architecture

Abstract

Hardware security has evolved from physical one-way functions to Physically Unclonable Functions (PUFs). A PUF produces a response for a given challenge by performing a functional operation. This paper demonstrates the Configurable Ring Oscillator (CRO) based PUF circuit with frequency meter. Frequencies are read through Enhanced Parallel Port (EPP) interface to enable efficient communication between the host and the Field Programmable Gate Array (FPGA) device. As a part of the work, 128 CROs are implemented on 128 Configurable Logic Blocks (CLBs) of the Spartan 3E FPGA device and frequencies are measured for every configuration of the CRO to generate the Challenge Response Pair (CRP) for each device. This experimental setup is carried out on 4 different FPGA devices and specific methodologies are used to generate responses which are consistent with time for every reading analyzed and different for different FPGA devices. The process involves selecting the optimum unit time pulse window to measure the frequencies of CROs and optimum number of CROs grouped as hard macro to enhance inter and intra Hamming Distance (HD) consequently improving uniqueness, reliability and uniformity metrics.