2019 IEEE 1st International Conference on Energy, Systems and Information Processing (ICESIP) | 2019

An Improved Single Phase Asymmetric Reduced Device Count Multilevel Inverter

 
 

Abstract


This paper proposes a new single phase multilevel inverter structure based on an improved fundamental module that utilizes two dc voltage sources and five switches. The functioning of the fundamental module in both symmetric and asymmetric modes is explained in detail. The generalized structure based on the proposed fundamental module and the equations employed to find out the magnitudes of the dc sources are also derived. Nine level and forty nine level inverters are developed and the proposed structures are validated adequately through simulations. The metrics of the proposed reduced device count structure is compared with that of the recently proposed similar structure with regard to the amount of switches, sources and level to switch ratio to demonstrate the precedence of the proposed structure.

Volume None
Pages 1-6
DOI 10.1109/icesip46348.2019.8938281
Language English
Journal 2019 IEEE 1st International Conference on Energy, Systems and Information Processing (ICESIP)

Full Text