Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Dean Nobunaga is active.

Publication


Featured researches published by Dean Nobunaga.


international solid-state circuits conference | 2008

A 50nm 8Gb NAND Flash Memory with 100MB/s Program Throughput and 200MB/s DDR Interface

Dean Nobunaga; Ebrahim Abedifard; Frankie F. Roohparvar; June Lee; Erwin Yu; Allahyar Vahidimowlavi; Michael M. Abraham; Sanjay Talreja; Rajesh Sundaram; Rod Rozman; Luyen Vu; Chih Liang Chen; Uday Chandrasekhar; Rupinder Bains; Vimon Viajedor; William Mak; Munseork Choi; Darshak Udeshi; Michelle Luo; Shahid Qureshi; Jeffrey Tsai; Frederick Jaffin; Yujiang Liu; Marco Mancinelli

A 3.3V 8Gb NAND flash memory with a synchronous double-data-rate (DDR) interface is designed and fabricated using 3M 50nm technology to meet the requirements of the markets. This paper achieves a NAND flash program throughput of 100 MB/s with quad-plane operation, which is 5x previously reported. I/O read/write throughput of 200MB/s is achieved using a newly developed DDR interface and data path. The chip features a dual interface, supporting both the newly developed synchronous DDR interface as well as the standard, asynchronous NAND flash interface.


Archive | 2010

Defective memory block remapping method and system, and memory device and processor-based system using same

Dean Nobunaga; Hanqing Li


Archive | 2001

Read compression in a memory

Frankie F. Roohparvar; Dean Nobunaga


Archive | 2000

Adjustable pre-charge in a memory

Frankie F. Roohparvar; Dean Nobunaga


Archive | 2000

Memory device address decoding

Dean Nobunaga; Frankie F. Roohparvar


Archive | 2011

Asynchronous/synchronous interface

Dean Nobunaga; June Lee; Chih Liang Chen


Archive | 2008

ADJUSTING PROGRAMMING OR ERASE VOLTAGE PULSES IN RESPONSE TO THE NUMBER OF PROGRAMMING OR ERASE FAILURES

Dean Nobunaga


Archive | 2000

Differential sensing in a memory

Dean Nobunaga; Frankie F. Roohparvar


Archive | 2006

Fast data access mode in a memory device

Dean Nobunaga


Archive | 2009

Adjusting programming or erase voltage pulses in response to a rate of programming or erasing

Dean Nobunaga

Collaboration


Dive into the Dean Nobunaga's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge