Gong Jianxing
National University of Defense Technology
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Gong Jianxing.
international conference on computer modeling and simulation | 2010
Jian Huang; Jianguo Hao; Xinye Zhao; Gong Jianxing
The High Level Architecture (HLA) is the new generation architecture of the Distributed Interactive Simulation (DIS). Its purpose is to facilitate interoperability among simulations and promote reuse of simulations and their components. RTI software is the core to integrate and support the HLA simulations. It is important to emphasize the interoperability of the RTI software. The RTI is usually based on peer-to-peer model of data exchange, and it adopts the distributing integration frame in client/server mode, which accords with the basic requirements of current software interoperability. The RTI software solves three essential problems to support the interoperability: 1) Functional Matching, 2) Interface Matching, and 3) Executing Supporting. According to the differences in handling with the interoperation between simulations, the approaches those make a simulation HLA interoperable can be induced to two methods: one is the Interface-Standardization-Based Method, the other is the Gateway-Based Method. The Interface-Standardization-Based method has the advantage of simple and useful to develop a new federation, and the Gateway-Based method is efficient to reduce the work of integrating legacy simulations.
ieee international conference on communication software and networks | 2011
He Qiang; Peng Yong; Zhang Ming-xin; Gong Jianxing
The development of chip manufacture has stepped into the era of multi-core, demanding a paradigm shift in how software is developed, especially in time-critical computation — ally intensive simulation applications. How to parallelize the simulation engine for BOM component on multi-core and two different approaches were discussed. A threaded parallel discrete event simulation engine was designed and implemented using shared memory pattern. On a quad-core computer, both the speedup and CPU utilization of the parallel engine were studied. The experiment results show that the new engine could achieve good speedup and exploit the capability of multi-core.
Archive | 2014
Gong Jianxing; Huang Jian; Hao Jianguo; Cheng Qiao; Wang Zhijia; Zhang Zhongjie
Archive | 2013
Huang Jian; Zhang Zhongjie; Gong Jianxing; Hao Jianguo; Wang Zhijia
Archive | 2013
Huang Jian; Zhong Ronghua; Hao Jianguo; Gong Jianxing; Chen Bin; Liu Baohong; Ju Rusheng; Yang Jian
chinese automation congress | 2013
Cheng Qiao; Huang Jian; Gong Jianxing; Hao Jianguo
Archive | 2017
Huang Jian; Kong Jiangtao; Li Eryu; Gong Jianxing; Hao Jianguo
Archive | 2015
Huang Jian; Kong Jiangtao; Hao Jianguo; Gong Jianxing; Xiang Fengtao; Wu Baibing; Zhang Zhongjie
chinese control conference | 2013
Wang Zhijia; Hao Jianguo; Zhang Zhongjie; Gong Jianxing
Archive | 2013
Huang Jian; Zhong Ronghua; Hao Jianguo; Gong Jianxing; Chen Bin; Liu Baohong; Ju Rusheng; Yang Jian