Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Hang-Geun Jeong is active.

Publication


Featured researches published by Hang-Geun Jeong.


IEEE Microwave and Wireless Components Letters | 2005

5-GHz CMOS LC VCOs with wide tuning ranges

Byung-Hun Min; Hang-Geun Jeong

A 4.8-GHz LC voltage-controlled oscillator (VCO) optimized for maximum tuning range was designed and fabricated using 0.25-/spl mu/m 1P5M CMOS process. The optimized design used an inverse proportionality between the two parasitic capacitances of the inductor and the MOS transistors for minimizing the parasitic capacitance at the oscillation node. The fabricated LC VCO has a wide tuning range of 20.3% from 4.32 GHz to 5.3 GHz with a power dissipation of 7.3 mW. This tuning range performance is comparable to, or better than, those of the reported CMOS LC VCOs in 5-GHz band. The measured phase noise is -82 dBc/Hz and -114.6 dBc/Hz at 100 KHz and 1-MHz offset, respectively.


Journal of Semiconductor Technology and Science | 2012

An Optimized Stacked Driver for Synchronous Buck Converter

Dong Keon Lee; Sung-Chul Lee; Hang-Geun Jeong

Half-rail stacked drivers are used to reduce power consumption of the drivers for synchronous buck converters. In this paper, the stacked driver is optimized by matching the average charging and discharging currents used by high-side and low-side drivers. By matching the two currents, the average intermediate bias voltage can remain constant without the aid of the voltage regulator as long as the voltage ripple stays within the window defined by the hysteresis of the regulator. Thus the optimized driver in this paper can minimize the power consumption in the regulator. The current matching requirement yields the value for the intermediate bias voltage, which deviates from the half-rail voltage. Furthermore the required capacitance is also reduced in this design due to decreased charging current, which results in significantly reduced die area. The detailed analysis and design of the stacked driver is verified through simulations done using 5V MOSFET parameters of a typical 0.35- m CMOS process. The difference in power loss between the conventional half-rail driver and the proposed driver is less than 1%. But the conventional half-rail driver has excess charge stored in the capacitor, which will be dissipated in the regulator unless reused by an external circuit. Due to the reduction in the required capacitance, the estimated saving in chip area is approximately 18.5% compared to the half-rail driver. Index Terms—Synchronous, stacked, driver, buck, converter, low voltage


Current Applied Physics | 2007

A CMOS bandgap reference voltage generator with reduced voltage variation and BJT area

Seong-Ik Cho; Hang-Geun Jeong; Hong-Kyu Shin; Young-Hee Kim


international conference on circuits | 2010

A dual-compensated charge pump with reduced current mismatch

Dong-Keon Lee; Jeong-Kwang Lee; Hang-Geun Jeong


Journal of the Institute of Electronics Engineers of Korea | 2008

A Low-voltage Active CMOS Inductor with High Quality Factor

Tae-Geun Yu; Suk-Yong Hong; Hang-Geun Jeong


World Academy of Science, Engineering and Technology, International Journal of Computer, Electrical, Automation, Control and Information Engineering | 2010

A 3rd order 3bit Sigma-Delta Modulator with Reduced Delay Time of Data Weighted Averaging

Soon Jai Yi; Sun-Hong Kim; Hang-Geun Jeong; Seong-Ik Cho


Journal of Semiconductor Technology and Science | 2006

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

Tae-Geun Yu; Seong-Ik Cho; Hang-Geun Jeong


Journal of the Institute of Electronics Engineers of Korea | 2014

Frequency Response Analysis of Common-Source Amplifier Using the Exact Modeling of Miller Effect

Soonjai Yi; Dong-Keon Lee; Hang-Geun Jeong


Journal of the Institute of Electronics Engineers of Korea | 2012

A Buck Converter with PLL-based PWM/PFM Integrated Control

Jung Heo; Hang-Geun Jeong


Journal of the Institute of Electronics Engineers of Korea | 2012

Preformance Analysis of LTE-A System Uplink with Differential Precoding Scheme

Joo-Il Heo; Jung Heo; Hang-Geun Jeong

Collaboration


Dive into the Hang-Geun Jeong's collaboration.

Top Co-Authors

Avatar

Dong-Keon Lee

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Seong-Ik Cho

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Soonjai Yi

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Byung-Hun Min

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Il-Do Jeong

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Jeong-Kwang Lee

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Kang-Jik Kim

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Soon Jai Yi

Chonbuk National University

View shared research outputs
Top Co-Authors

Avatar

Hee-Sun Ahn

Chonbuk National University

View shared research outputs
Researchain Logo
Decentralizing Knowledge