Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Hidekazu Matsumoto is active.

Publication


Featured researches published by Hidekazu Matsumoto.


Systems and Computers in Japan | 1985

A high-performance architecture for variable length instructions

Hidekazu Matsumoto; Tadaaki Bandoh; Kotaro Hirasawa; Takeshi Kato

This paper considers a high-performance architecture for Variable Length Instructions (VLI) and its evaluation. The VLI studied here are characterized by a multioperand which can treat several independent operands, and orthogonality which can specify the operand address independently of the operation code. This architecture consists of the pipeline processing method suitable for multioperand instruction format, instruction/data separate-type dual cache memory configuration to obtain memory throughput necessary for efficient operation of pipeline, and the operand location-free microprogramming method with virtualized operand interface. The basic ideas of the pipeline processing method are the operand specifier (OSP) based pipeline processing which is realized by Inter-OSP based pipeline processing and two simultaneously processing OSPs. From the mixed value analysis and the simulation result, it is clarified that this architecture makes it possible to improve the performance 1.8 times faster than without it. The additional hardware increase for this architecture is 33%.


human factors in computing systems | 1995

User-Centered Video: transmitting video images based on the user's interest

Kimiya Yamaashi; Yukihiro Kawamata; Masayuki Tani; Hidekazu Matsumoto

Many applications, such as video conference systems and remotely controlled systems, need to transmit multiple video images through narrow band networks. However, high quality transmission of the video images is not possible within the network bandwidth. This paper describes a technique, User-Centered Video (UCV), which transmits multiple video images through a network by changing quality of the video images based on a users interest. The UCV assigns a network data rate to each video image in proportion to the users interest. The UCV transmits video images of interest with high quality, while degrading the remaining video images. The video images are degraded in the space and time domains (e.g., spatial resolution, frame rate) to fit them into the assigned data rates. The UCV evaluates the degree of the users interest based on the window layouts. The user thereby obtains both the video images of interest, in detail, and the global context of video images, even through a narrow band network.


Archive | 1981

Data processing unit with pipelined operands

Hidekazu Matsumoto; Tadaaki Bandoh; Hideo Maejima


Archive | 1981

Shared virtual address translation unit for a multiprocessor system

Yasushi Fukunaga; Tadaaki Bandoh; Hidekazu Matsumoto; Ryosei Hiraoka; Jushi Ide; Takeshi Kato; Tetsuya Kawakami


Archive | 1986

Apparatus for performing floating point arithmetic operations and rounding the result thereof

Kenji Hirose; Tadaaki Bandoh; Hidekazu Matsumoto; Shinichiro Yamaguchi; Hirokazu Hirayama; Hiroaki Nakanishi


Archive | 1982

Bus selection control in a data transmission apparatus for a multiprocessor system

Yasushi Fukunaga; Tadaaki Bandoh; Ryosei Hiraoka; Hidekazu Matsumoto; Jushi Ide; Tetsuya Kawakami


Archive | 1982

Central processing unit for executing instructions of variable length having end information for operand specifiers

Yasushi Fukunaga; Tadaaki Bandoh; Kotaro Hirasawa; Hidekazu Matsumoto; Jushi Ide; Takeshi Katoh; Hiroaki Nakanishi; Tetsuya Kawakami; Ryosei Hiraoka


Archive | 1986

Bit slice multiplication circuit

Kenji Hirose; Tadaaki Bandoh; Hidekazu Matsumoto; Shinichiro Yamaguchi; Hirokazu Hirayama; Hiroaki Nakanishi


Archive | 1983

Input/output control device with memory device for storing variable-length data and method of controlling thereof

Hideo Maejima; Ikuro Masuda; Hidekazu Matsumoto; Shyoichi Miyazawa


Archive | 1987

Suspended instruction restart processing system based on a checkpoint microprogram address

Shinichiro Yamaguchi; Hidekazu Matsumoto; Tadaaki Bandoh; Hirokazu Hirayama; Takayuki Morioka; Soichi Takaya; Yukio Kawamoto; Jushi Ide; Yoshihiro Miyazaki

Collaboration


Dive into the Hidekazu Matsumoto's collaboration.

Researchain Logo
Decentralizing Knowledge