Howard Baumer

Hui Wang; Xicheng Jiang; D. Tam; Felix Cheung; Darwin Cheung; W. Tong; Michael Q. Le; Myles Wakayama; J. Van Engelen; V. Parthasarathy; Howard Baumer; Aaron Buchwald

A quad multi-speed (1.25/1.5625/2.5/3.125Gb/s) serializer/deserializer implemented in 0.25/spl mu/m CMOS technology is described. It uses a 4/spl times/ interleaved sample-and-hold receiver architecture. An analog adaptive receiver equalizer and a linear phase detector are used for clock and data recovery. At 3.125Gb/s, the serializer RMS jitter is 2.4ps. The serializer/deserializer runs error free for 2/sup 31/-1 PRBS data pattern over various length, up to 40-inches, of FR4 PCB trace.

Michael Q. Le; J. Van Engelen; Hui Wang; Avanindra Madisetti; Howard Baumer; Aaron Buchwald

A 3.125Gbps timing and data recovery front-end is described. Adaptive discrete-time analog forward equalizers implemented in the receiver are used to cancel intersymbol interference. The coefficients in the analog equalizers are continuously adjusted by a digital adaptation loop. To save power, the digital adaptation loop operates at a 32/spl times/ subsample rate. The timing recovery is 2/spl times/ oversampled and uses these equalizers in its path for robust performance in the presence of intersymbol interference. A quad 3.125Gbps transceiver core has been fabricated in a standard 0.18 /spl mu/m CMOS process.

Aaron Buchwald; Myles Wakayama; Michael Le; Josephus Van Engelen; Xicheng Jiang; Hui Wang; Howard Baumer; Avanindra Madisetti

Aaron Buchwald; Michael Le; Josephus Van Engelen; Xicheng Jiang; Hui Wang; Howard Baumer; Avanindra Madisetti

Martin Lund; Howard Baumer

Howard Baumer

Aaron Buchwald; Xicheng Jiang; Hui Wang; Howard Baumer; Avanindra Madisetti

Howard Baumer; Peiqing Wang

Aaron Buchwald; Myles Wakayama; Michael Le; Josephus Van Engelen; Xicheng Jiang; Hui Wang; Howard Baumer; Avanindra Madisetti

Aaron Buchwald; Myles Wakayama; Michael Le; Josephus Van Engelen; Xicheng Jiang; Hui Wang; Howard Baumer; Avanindra Madisetti