Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Huai-Yuan Tseng is active.

Publication


Featured researches published by Huai-Yuan Tseng.


Proceedings of the IEEE | 2015

High-Speed Printing of Transistors: From Inks to Devices

Vivek Subramanian; Jialiang Cen; Alejandro de la Fuente Vornbrock; Gerd Grau; Hongki Kang; Rungrot Kitsomboonloha; Daniel Soltman; Huai-Yuan Tseng

The realization of a high-speed printing technique with high resolution and pattern fidelity is critical to making printed electronics a viable technology for electronics manufacturing. The printing requirements of printed electronics are substantially different that those of graphic arts. To make printed electronics a reality, it is necessary to deliver high resolution, good reproducibility, excellent pattern fidelity, high process throughput, and compatibility with the requisite semiconductor, dielectric, and conductor inks. In this paper, we review the physics of pattern formation from pixelated primitives, such as those that exist during inkjet and gravure printing, and will show how control of drop merging and drying can be used to produce high-fidelity shapes, including lines, squares, and intersections. We additionally discuss the physical underpinnings of gravure printing and inkjet printing, and show how these techniques can be scaled to produce high-fidelity highly scaled patterns, including sub-2 micron features at printing speeds of ~1 m/s. Finally, in conjunction with high-performance materials, we describe our realization of high-performance fully printed transistors on plastic, offering high-switching speed, excellent process throughput, and good fidelity over large areas.


international electron devices meeting | 2009

All inkjet printed self-aligned transistors and circuits applications

Huai-Yuan Tseng; Vivek Subramanian

We fabricate devices and circuit blocks using a novel, fully-printed transistor process that self-aligns source/drain electrodes to gates, resulting in improved overlap capacitance. These are used with a self-aligned interconnect to realize fully-printed transistor arrays and inverters showing performance suitable for use in a range of low-cost electronics applications.


2009 Flexible Electronics & Displays Conference and Exhibition | 2009

Printing and scaling of metallic traces and capacitors using a laboratory-scale rotogravure press

Alejandro de la Fuente Vornbrock; Jau M. Ding; Donovan Sung; Huai-Yuan Tseng; Vivek Subramanian

In this paper we demonstrate the design and development of a small-size, sheet-fed gravure printer which can achieve 10µm alignment of multiple layers and requires less than 200µL of ink per print. Using this printer we demonstrate highly-scaled metallic silver lines, 20µm wide, printed with nano-particle and precursor based inks. We describe some scaling trends which are specific to the printing technique, and the inks used. We also demonstrate the use of rotogravure for printing poly-vinyl phenol dielectric layers and describe how ink formulation and gravure roll design affect thickness and uniformity of these layers. Finally, we describe printed capacitors fabricated using a hybrid gravure/ink-jet process presenting some of the challenges of printing multiple layer devices and the need for hybrid-technique printing processes.


device research conference | 2009

All printed self-aligned organic transistors for low cost RFID applications

Huai-Yuan Tseng; Vivek Subramanian

The lack of self-alignment between the gate and the source/drain electrodes is significant problem for printed transistors, since alignment is typically limited by the layer-to-layer registration capabilities of the printer. This in turn necessitates the use of design rules specifying large gate-to-source/drain overlaps, resulting in degraded switching speed due to the large overall capacitance [1]. Here, for the first time, we demonstrate the realization of self-aligned transistors in a fully inkjet-printed process, without the need for any lithography or vacuum processing. With self-aligned printing of the source/drain to the gate, we achieve a minimum overlap of 0.78um between the gate the source/drain, contrasted to the >10um typically required in conventional printed transistors. As a result, the cut-off frequency of the printed transistor is significantly enhanced since parasitic overlap capacitances are minimized. Moreover, variations of the channel length can be reduced since the channel length is now defined by self-alignment. In contrast to previous reports on self-aligned printed devices [2], we achieve self-alignment in a fully-printed process without using any lithographic steps.


Organic Electronics | 2011

All inkjet-printed, fully self-aligned transistors for low-cost circuit applications

Huai-Yuan Tseng; Vivek Subramanian


Organic Electronics | 2011

High-speed organic transistors fabricated using a novel hybrid-printing technique

Huai-Yuan Tseng; Balaji Purushothaman; John E. Anthony; Vivek Subramanian


european microwave integrated circuits conference | 2010

Printed RF tags and sensors: The confluence of printing and semiconductors

Vivek Subramanian; Frank Liao; Huai-Yuan Tseng


Organic Electronics II: More Materials and Applications | 2012

Printing Techniques for Thin‐Film Electronics

Vivek Subramanian; Alejandro de la Fuente Vornbrock; Steve Molesa; Daniel Soltman; Huai-Yuan Tseng


Archive | 2015

High-Speed Printing of Transistors: From Inks to Devices We discuss gravure and inkjet printing to produce sub-2 micron features at printing speeds of 1 m/s for high-performance fully-printed transistors on plastic over large areas.

Vivek Subramanian; Jialiang Cen; Gerd Grau; Hongki Kang; Daniel Soltman; Huai-Yuan Tseng


Meeting Abstracts | 2011

High-Performance Fully Printed Transistors: Materials, Processes, and Device Characteristics

Vivek Subramanian; Huai-Yuan Tseng; Rungrot Kitsomboonloha; Alejandro de la Fuente Vornbrock

Collaboration


Dive into the Huai-Yuan Tseng's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Daniel Soltman

University of California

View shared research outputs
Top Co-Authors

Avatar

Gerd Grau

University of California

View shared research outputs
Top Co-Authors

Avatar

Hongki Kang

University of California

View shared research outputs
Top Co-Authors

Avatar

Jialiang Cen

University of California

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Steve Molesa

University of California

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Donovan Sung

University of California

View shared research outputs
Researchain Logo
Decentralizing Knowledge