Jing-Yuan Lin
Industrial Technology Research Institute
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Jing-Yuan Lin.
international microsystems, packaging, assembly and circuits technology conference | 2009
Shao-Ping Shen; Wei-Ping Dow; Motonobu Kubo; Tohru Kamitamari; Eric Cheng; Jing-Yuan Lin; Fu-Chiang Hsu
Through-silicon-via (TSV) technology has been employed for three-dimensional (3D) packaging of multi-chips. A high interwafer interconnect density can be achieved with a minor area penalty. Having shorter signal paths between dies make it possible to improve the systems performance by permitting the system to run faster, alleviate interconnect delay problems, it also consumes less power. Copper has been selected as the through-chop material because of its compatibility with conventional multilayer
international microsystems, packaging, assembly and circuits technology conference | 2011
Jing-Yuan Lin; Yu-Sheng Hsieh; Shang-Chian Su
Infrared light source is a key component in the optical sensing systems especially for the Fourier-Transformed Infrared (FTIR) or different kinds of gas sensor system. This paper proposes a novel method for generating a broadband wavelength infrared light source by MEMS heater based on silicon on insulator (SOI) technology. The enhanced long-tern stability has been achieved by a low electrical resistance SOI wafer. This novel MEMS heater can achieve over than 1000 °C. This MEMS heater could be integrated in micro sensing system such as metal oxide semiconductor and Non-dispersive infrared (NDIR) gas sensors.
international microsystems, packaging, assembly and circuits technology conference | 2010
Chun-Wei Lu; Jhih-Jyun Yan; Wei-Ping Dow; Jing-Yuan Lin
In recent years, through wafer electrical connections have become important roles, which will be used in developing high-speed, compact 3D microelectronic devices in next generation. Although the electroplating copper is a well-established process, completely void-free electroplating in through silicon holes (TSH) with a high aspect ratio remains a big challenge. Naturally, local current distribution is not uniform from the hole opening to the hole center during traditional electroplating. Therefore, voids were easily formed in TSH after traditional electroplating. In this paper, using this center-up technique, we demonstrate successful filling of though holes with an aspect ratio of 7.6. A novel copper plating formula composed of a special inhibitor achieved void-free copper could fill in TSH. Due to this special adsorption and inhibition of the new additive (VF-S), that have resulted in a concentration gradient of VF-S from the hole opening to the center, the center-up filling mode was carried out, meaning that copper pillars can be directly formed by copper electroplating without the need of a conducting template assembly.
Electrochemical and Solid State Letters | 2011
Wei-Ping Dow; Chun-Wei Lu; Jing-Yuan Lin; Fu-Chiang Hsu
Microelectronic Engineering | 2013
Shao-Ping Shen; Wei-Hsiang Chen; Wei-Ping Dow; Tohru Kamitamari; Eric Cheng; Jing-Yuan Lin; Wu-Chung Chang
ECS Electrochemistry Letters | 2013
Fang-Yu Shen; Wei-Ping Dow; An-Hong Liu; Jing-Yuan Lin; Ping-He Chang; Su-Mei Huang
ECS Electrochemistry Letters | 2015
Yu-Tien Lin; Hsin-Man Huang; Hsin-Wei Wang; Wei-Ping Dow; Jing-Yuan Lin; Ping-He Chang; Horn-Chin Lee
PRiME 2016/230th ECS Meeting (October 2-7, 2016) | 2016
Yi-Yong Chen; Wei-Ping Dow; Ping-He Chang; Hong-Qing Li; Jing-Yuan Lin
Meeting Abstracts | 2012
Fang-Yu Shen; Wei-Ping Dow; Jing-Yuan Lin; Wu-Chung Chang; Horn-Chin Lee
Meeting Abstracts | 2012
Wan Yun Hsiung; Wei-Ping Dow; Jing-Yuan Lin; Wu-Chung Chang; Horn-Chin Lee; Shih-Min Lin