John R. Flanagan
IBM
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by John R. Flanagan.
Ibm Journal of Research and Development | 1992
John R. Flanagan; Thomas A. Gregg; Daniel F. Casper
The IBM Enterprise Systems Connection (ESCON™) environment required the design of a single channel that could be attached to the entire line of Enterprise System/9000™ processors and deliver the performance required by the top of that line. In addition to the channel, other functions were needed, such as the ESCON channel-to-channel adapter. All of these functions were required to be implemented using the same channel hardware. This paper describes the key elements of the IBM ESCON channel design.
Ibm Journal of Research and Development | 2015
Edward W. Chencinski; Christopher J. Colonna; David Craddock; John R. Flanagan; Joseph M. Hoke; Matthias Klein; George P. Kuch; Philip A. Sciuto; Richard M. Sczepczenski; Harry M. Yudenfriend
The IBM z13™ introduces a number of significant improvements in the I/O subsystem relative to the IBM zEnterprise™ EC12. This includes advancing the I/O drawer infrastructure to implement generation 3 (Gen 3) of the Peripheral Component Interconnect Express® (PCIe®) links and switches. For the first time on this platform, the PCIe ports are placed directly within the IBM z13 processor itself, reducing latency by avoiding the necessity of using hub chips that have traditionally been implemented for routing and expansion of the PCIe infrastructure. Portions of the processor chip have been reserved to implement the functionality that would previously have resided on these separate hub chips. Traditional I/O features such as Fiber Connection (FICON®), Fibre Channel Protocol (FCP), Open System Adapter (OSA), Crypto Express, and Flash Express are provided with enhanced functionality in the PCIe I/O drawer. The PCIe infrastructure has created the opportunity to integrate additional native PCI adapters. This is further exploited with the use of Single Root I/O virtualization (SR-IOV) capability on a Remote Direct Memory Access over Converged Ethernet (RoCE) Express adapter, which now provides shared exploitation of the facilities within this adapter. An adapter utilizing field programmable gate arrays has been developed to provide compression acceleration in the z13 and forms a foundation for additional varieties of acceleration in the future.
Archive | 2001
Joseph Charles Elliott; John R. Flanagan; Giles R. Frazier; Catherine C. Huang; Louis W. Ricci
Archive | 2009
John R. Flanagan; Daniel F. Casper; Catherine C. Huang; Matthew J. Kalos; Ugochukwu C. Njoku; Dale F. Riedy; Gustav E. Sittmann
Archive | 2009
John R. Flanagan; Daniel F. Casper; Matthew J. Kalos; Dale F. Riedy; Gustav E. Sittmann; Ugochukwu C. Njoku; Catherine C. Huang
Archive | 2000
Daniel F. Casper; Robert J. Dugan; John R. Flanagan; Catherine C. Huang; Louis W. Ricci
Archive | 2008
Louis W. Ricci; Mark P. Bendyk; Scott M. Carlson; Daniel F. Casper; John R. Flanagan; Roger G. Hathorn; Catherine C. Huang; Matthew J. Kalos; Gustav E. Sittmann; Harry M. Yudenfriend
Archive | 2008
Daniel F. Casper; John R. Flanagan; Roger G. Hathorn; Catherine C. Huang; Matthew J. Kalos
Archive | 2008
Scott M. Carlson; Daniel F. Casper; John R. Flanagan; Charles W. Gainey; Roger G. Hathorn; Catherine C. Huang; Matthew J. Kalos; Ugochukwu C. Njoku; Louis C. Ricci; Gustav E. Sittmann
Archive | 2003
Robert J. Dugan; John R. Flanagan; Giles R. Frazier; Matthew J. Kalos; Louis W. Ricci; Kenneth M. Trowell; Harry M. Yudenfriend