Is this you? Create Your Porfile
Avatar

Mark Essert

Infineon Technologies

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Mark Essert is active.

Explore More

Publication

Featured researches published by Mark Essert.

Archive | 2008

Press-fit-connection

Mark Essert; Martin Knecht; Alexander Ciliox

Archive | 2013

Power Semiconductor Module with Pressed Baseplate and Method for Producing a Power Semiconductor Module with Pressed Baseplate

Torsten Groening; Mark Essert; Christian Steininger; Roman Tschirbs

Archive | 2008

Semiconductor module and method

Mark Essert; Martin Knecht; Alexander Ciliox

Archive | 2016

Verfahren zum Verbinden eines Kühlkörpers mit wenigstens einem Schaltungsträger durch Aufschrumpfen

Mark Essert; Max Jacobs

Archive | 2016

Verfahren zur Herstellung eines Schaltungsträgers und zum Verbinden eines elektrischen Leiters mit einer Metallisierungsschicht eines Schaltungsträgers

Marianna Nomann; Guido Strotmann; Mark Essert; Thomas Nübel

Archive | 2015

METHOD FOR PRODUCING A CIRCUIT CARRIER AND FOR CONNECTING AN ELECTRICAL CONDUCTOR TO A METALLIZATION LAYER OF A CIRCUIT CARRIER

Mark Essert; Marianna Nomann; Thomas Nuebel; Guido Strotmann

Archive | 2015

A method of connecting a heat sink having at least one circuit carrier by shrinking

Mark Essert; Max Jacobs

Archive | 2013

Leistungshalbleitermodul mit geprägter Bodenplatte und Verfahren zur Herstellung eines Leistungshalbleitermoduls mit geprägter Bodenplatte

Torsten Gröning; Mark Essert; Christian Steininger; Roman Tschirbs

Archive | 2012

The power semiconductor module with an embossed bottom plate and method for producing a power semiconductor module with an embossed bottom plate

Torsten Gröning; Mark Essert; Christian Steininger; Roman Tschirbs

Archive | 2012

Leistungshalbleitermodul mit geprägter Bodenplatte und Verfahren zur Herstellung eines Leistungshalbleitermoduls mit geprägter Bodenplatte The power semiconductor module with an embossed bottom plate and method for producing a power semiconductor module with an embossed bottom plate

Torsten Gröning; Mark Essert; Christian Steininger; Roman Tschirbs

Explore More

Collaboration

Dive into the Mark Essert's collaboration.

Top Co-Authors
Avatar

Martin Knecht

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Alexander Ciliox

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Christian Steininger

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Roman Tschirbs

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Torsten Gröning

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Guido Strotmann

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Marianna Nomann

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Max Jacobs

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Dirk Siepe

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Thomas Nuebel

Infineon Technologies

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge