Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Noriyoshi Shimizu is active.

Publication


Featured researches published by Noriyoshi Shimizu.


electronic components and technology conference | 2014

Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps

Kiyoshi Oi; Satoshi Otake; Noriyoshi Shimizu; Shoji Watanabe; Yuji Kunimoto; Takashi Kurihara; Toshinori Koyama; Masato Tanaka; Lavanya Aryasomayajula; Zafer Kutlu

2.5D packaging technology utilizing silicon interposers is being developed and used for high-performance applications as the demand for miniaturization and higher density continues to increase. Silicon interposers enable very high density interconnects using standard semiconductor fabrication process technology, but are challenged as size increases. An alternative solution, high density laminate interposer, can offer advantages in cost, form factor, and infrastructure over other interposer options available today. However, it is difficult to manufacture high density wiring and flip chip bump pads on laminate interposer because conventional build-up technology limits fine line and via diameter. Our solution is the combination of an integrated organic interposer substrate with high density interconnects and thermo-compression flip chip bonding. Our solution eliminates the backside integration process for silicon interposer and assembly of interposers onto substrates. Conventional assembly processes can be utilized for assembling dies onto the integrated organic interposer substrate. Feasibility of this 2.5D package has been demonstrated by assembling dual-die with 40um pitch copper pillar bumps onto this novel integrated organic interposer substrate with 2μm line and space.


Archive | 2011

Wiring substrate and method of manufacturing the same

Yuji Kunimoto; Jun Furuichi; Noriyoshi Shimizu; Naoyuki Koizumi


Archive | 2005

Electronic parts and method of manufacturing electronic parts packaging structure

Kiyoshi Oi; Noriyoshi Shimizu


International Symposium on Microelectronics | 2013

Development of Organic Multi Chip Package for High Performance Application

Noriyoshi Shimizu; Wataru Kaneda; Hiromu Arisaka; Naoyuki Koizumi; Satoshi Sunohara; Akio Rokugawa; Toshinori Koyama


Archive | 2011

SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME

Noriyoshi Shimizu; Akio Rokugawa


Archive | 2005

Method of manufacturing wiring substrate to which semiconductor chip is mounted

Noriyoshi Shimizu; Tomoo Yamasaki; Kiyoshi Oi; Akio Rokugawa


Archive | 2012

SEMICONDUCTOR PACKAGE, SEMICONDUCTOR PACKAGE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE

Noriyoshi Shimizu; Akio Rokugawa; Osamu Inoue


Archive | 2005

Substrate, semiconductor device, and substrate fabricating method

Noriyoshi Shimizu


Archive | 2006

Encapsulated electronic part packaging structure

Kiyoshi Oi; Noriyoshi Shimizu


Archive | 2011

SEMICONDUCTOR PACKAGE MANUFACTURING METHOD AND SEMICONDUCTOR PACKAGE

Noriyoshi Shimizu; Akio Rokugawa; Hirokazu Yoshino

Collaboration


Dive into the Noriyoshi Shimizu's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge