Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Peter Reinecke is active.

Publication


Featured researches published by Peter Reinecke.


custom integrated circuits conference | 1990

SVP: serial video processor

Jimmie D. Childers; Peter Reinecke; H. Miyaguchi; S. Yamamoto; Y. Takahashi; Y. Yaguchi; M. Takeyasu

Real-time video signal processing is achieved by a serial video processor (SVP) which inputs/outputs video signals serially and processes the data in parallel during each horizontal line period. This work describes the architecture of the SVP. An overview of the device, unique design techniques, and test methodology are given. Two SVPs applied to digital color TV image processing are discussed. Specifically, this is an Improved Definition TV application providing motion-adaptive digital Y/C separation, noise reduction, and progressive scanning. The addition of multiplexers in the appropriate data paths allows this same basic circuit to perform special features (still, strobe, zoom, picture-in-picture, multiscreen, etc.).<<ETX>>


Archive | 1993

Circuitry and method for performing two operating instructions during a single clock in a processing device

Jim Childers; Peter Reinecke; Yutaka Takahashi; Seiichi Yamamoto


Archive | 1989

Second nearest-neighbor communication network for synchronous vector processor systems and methods

Jim Childers; Peter Reinecke; Hiroshi Miyaguchi


Archive | 1989

Instruction generator architecture for a video signal processor controller

Jim Childers; Peter Reinecke; Moo-Taek Chung; Hiroshi Miyaguchi


Archive | 1995

Electronic circuit for reducing controller memory requirements

Jim Childers; Peter Reinecke


Archive | 1990

Circuit for continuous processing of video signals in a synchronous vector processor

Jim Childers; Hiroshi Miyaguchi; Peter Reinecke; Seiichi Yamamoto; Yutaka Takahashi; Moo-Taek Chung


Archive | 1993

Sequential constant generator system for indicating the last data word by using the end of loop bit having opposite digital state than other data words

Jim Childers; Hiroshi Miyaguchi; Peter Reinecke


Archive | 1992

Global rotation of data in synchronous vector processor

Peter Reinecke; Jimmie D. Childers; Hiroshi Miyaguchi; Moo-Taek Chung


Archive | 1990

Signal pipelining in synchronous vector processor

Jim Childers; Peter Reinecke; Moo Taek Chung; Hiroshi Miyaguchi; Manfred Becker


Archive | 1990

Signal-Pipelining im synchronen Vektorprozessor Signal pipelining in the synchronous vector processor

Jim Childers; Peter Reinecke; Moo-Taek Chung; Hiroshi Miyaguchi; Manfred Becker

Collaboration


Dive into the Peter Reinecke's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge