Is this you? Create Your Porfile
Avatar

Richard W. Doing

IBM

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Richard W. Doing is active.

Explore More

Publication

Featured researches published by Richard W. Doing.

Archive | 1997

Thread switch tuning tool for optimal performance in a computer processor

Richard W. Doing; Ronald Nick Kalla

Archive | 1999

Generating partition corresponding real address in partitioned mode supporting system

Richard W. Doing; Ronald Nick Kalla; Stephen Joseph Schwinn; Edward John Silha; Kenichi Tsuchiya

Archive | 2004

Apparatus for supporting a logically partitioned computer system

Richard W. Doing; Ronald Nick Kalla; Stephen Joseph Schwinn; Edward John Silha; Kenichi Tsuchiya

Archive | 1999

Instruction cache for multithreaded processor

Richard W. Doing; Ronald Nick Kalla; Stephen Joseph Schwinn

Archive | 2006

Data processing system, processor and method of data processing having improved branch target address cache

Jeffrey P. Bradford; Richard W. Doing; Richard James Eickemeyer; Wael El-Essawy; D. Logan; Balaram Sinharoy; William E. Speght; Lixin Zhang

Archive | 2007

Method and Apparatus for Dynamically Managing Instruction Buffer Depths for Non-Predicted Branches

Richard W. Doing; Michael O. Klett; Kevin N. Magill; Brian R. Mestan; David Mui; Balaram Sinharoy; Jeffrey R. Summers

Archive | 2008

Reducing the fetch time of target instructions of a predicted taken branch instruction

Richard W. Doing; Brett Olsson; Kenichi Tsuchiya

Archive | 2004

Method for software controllable dynamically lockable cache line replacement system

James Norris Dieffenderfer; Richard W. Doing; Brian E. Frankel; Kenichi Tsuchiya

Archive | 2008

STRUCTURE FOR INSTRUCTION CACHE TRACE FORMATION

Gordon Taylor Davis; Richard W. Doing; John David Jabusch; M V V Anil Krishna; Brett Olsson; Eric F. Robinson; Sumedh W. Sathaye; Jeffrey R. Summers

Archive | 2007

Apparatus and method for decreasing the latency between instruction cache and a pipeline processor

James Norris Dieffenderfer; Richard W. Doing; Brian Michael Stempel; Steven R. Testa; Kenichi Tsuchiya

Explore More

Collaboration

Dive into the Richard W. Doing's collaboration.

Top Co-Authors
Avatar

Jeffrey R. Summers

IBM

View shared research outputs
Top Co-Authors
Avatar

Brett Olsson

IBM

View shared research outputs
Top Co-Authors
Avatar

Eric F. Robinson

IBM

View shared research outputs
Top Co-Authors
Avatar

Gordon Taylor Davis

IBM

View shared research outputs
Top Co-Authors
Avatar

John David Jabusch

IBM

View shared research outputs
Top Co-Authors
Avatar

Sumedh W. Sathaye

IBM

View shared research outputs
Top Co-Authors
Avatar

M V V Anil Krishna

IBM

View shared research outputs
Top Co-Authors
Avatar

Kenichi Tsuchiya

IBM

View shared research outputs
Top Co-Authors
Avatar

Balaram Sinharoy

IBM

View shared research outputs
Top Co-Authors
Avatar

Ronald Nick Kalla

IBM

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge