Satoshi Shiraki
Denso
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Satoshi Shiraki.
international symposium on power semiconductor devices and ic's | 2005
Naohiro Suzuki; Hitoshi Yamaguchi; Satoshi Shiraki
For the purpose of high ESD endurance and low on-resistance in LDMOS, we propose a new trench gate LDMOS. We call this structure HST-LDMOS (hard snapback trench gate LDMOS). In order to improve ESD endurance and on-resistance, the HST-LDMOS has P/sup +/ region between the driftN/sup -/ and N/sup +/ source and trench gate. Simulation results show that the HST-LDMOS achieves the ESD endurance of 16kV/mm/sup 2/ with the specific on-resistance of 6/spl square/6m/spl Omega/ mm/sup 2/. This is the best characteristic ever reported for the trade-off between on-resistance and ESD endurance. Furthermore, we presents the experimental on-resistance and snapback characteristics.
Japanese Journal of Applied Physics | 2012
Satoshi Shiraki; Shigeki Takahashi; Akira Yamada; Masahiro Yamamoto; Koji Senda; Youichi Ashida; Atsuyuki Hiruma; Norihito Tokura
We have successfully developed the record high blocking voltage of 750 V and the largest current capability of 4.5 A silicon-on-insulator (SOI) micro-inverter IC, which is made possible by the newly developed high voltage reliability technology and high-speed and low-dissipation extraction enhanced lateral insulated gate bipolar transistor (E2LIGBT). It has been found, for the first time, that the stable and reliable high blocking voltage of 760 V is assured by controlling the sheet-resistance of the polycrystalline silicon (poly-Si) layer of the scroll-shaped resistive field plate (SRFP). The high voltage and high reliability SOI power IC technology is expected as the key technology enabling 750 V 4.5 A micro-inverter IC for harsh applications such as automotive electronics.
Archive | 2013
Satoshi Shiraki; Hiroyasu Kudo; Masakazu Tago; Akira Yamada; Shigeki Takahashi; Atsuyuki Hiruma
Hybrid/Electric Vehicles are expected to be one of the solutions for energy and environmental problems. Up to Now, low power automotive electronics have operated under a battery voltage of 12 V and a large current of more than 10 A. Because of this high current, the power electronic circuits cause substantial losses of power through wire harnesses, a DC/DC converter, semiconductors, and so on. In this paper, we have proposed a novel concept of high voltage auxiliaries, which replaces the 12 V loads with the high voltage loads driven directly by the high voltage battery. It is assured that the power efficiency of the high voltage test system is as high as 94 %, which is at least 10 % higher than that of conventional 12 V blower motor systems.
IEICE Electronics Express | 2013
Satoshi Shiraki; Shigeki Takahashi; Youichi Ashida; Atsuyuki Hiruma; Tsuyoshi Funaki
We have investigated the static and dynamic characteristics of high voltage lateral power diode (L-Diode) on silicon-oninsulator (SOI) substrate with planar / trenched buried oxide (Box) layer on the basis of device simulations. The conduction loss of the conventional L-Diode with planar Box layer is found to be reduced as a result of improving blocking capability by trenching the Box layer. In addition, the switching loss of the conventional L-Diode with planar Box layer, which stems from the second peak of the recovery current, is substantially reduced by adopting the trenched Box layer with suppression of the dynamic avalanche phenomenon.
Japanese Journal of Applied Physics | 2012
Youichi Ashida; Shigeki Takahashi; Satoshi Shiraki; Norihito Tokura; Akio Nakagawa
We have successfully developed novel extraction enhanced lateral insulated gate bipolar transistors (E2LIGBTs) in conventional silicon on insulator (SOI) wafers, which exhibit super-high speed switching of 34 ns turn-off time and a low on-state voltage of 3.7 V at 84 A/cm2 simultaneously with a high breakdown voltage of 738 V. This is the first report showing its superior switching speed and on-resistance compared to conventional lateral double diffused metal oxide semiconductor field-effect transistor (LDMOS). The superior performance is achieved by a new anode structure designed with the proposed E2 concept, which simultaneously achieves enhanced electron extraction and suppression of hole injection at the anode region without life time control. The E2 concept is realized using the anode structure, consisting of a narrow p+-injector and a wide Schottky contact on a lightly doped p-layer over an n-buffer. The switching speed can be controlled by the area ratio of the Schottky area over the injector area.
Archive | 2003
Hirofumi Abe; Hiroyuki Ban; Yoshinori Arashima; Hirokazu Itakura; Takao Kuroda; Noriyuki Iwamori; Satoshi Shiraki
Archive | 2012
Takashi Suzuki; Norihito Tokura; Satoshi Shiraki; Shigeki Takahashi; Youichi Ashida; Akira Yamada
Archive | 2002
Takashi Nakano; Satoshi Shiraki; Yutaka Fukuda; Nobumasa Ueda; Shoji Miura
Archive | 1997
Shoji Miura; Satoshi Shiraki; Hajime Soga
Archive | 1999
Satoshi Shiraki; Makoto Ohkawa