Takashi Nukii
Kyoto University
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Takashi Nukii.
international electronics manufacturing technology symposium | 1998
Masato Sumikawa; Yasuyuki Saza; Tomotoshi Sato; Chiyoshi Yoshioka; Akiteru Rai; Takashi Nukii
The chip size package (CSP) is in use in various portable electronic products. Further evaluation of the reliability of its soldered joints is required all the more because these soldered joints are invisible. This study focuses on the thermal fatigue life of soldered joints in the CSP. CSPs were mounted on printed circuit boards (PCBs) in various configurations and mounting conditions, and underwent thermal cycle testing. Then, the fatigue lives of their soldered joints were compared. As a result, the following two facts became apparent. Firstly, reflowing at a 210/spl deg/C peak tends to result in failures that may be derived from poor wetting between solder and pad, in cases where the CSP is mounted on a nickel and gold plated pad. Secondly, the solder joint size has a great influence on its fatigue life. The larger the solder joints that were made, the longer fatigue life they indicated. A finite element method (FEM) analysis of these mounted structures was also executed. The viscoplastic (creep and plastic) properties of solder were evaluated to compute the equivalent inelastic strain occurring in the joints. A parameter in the Coffin-Manson equation is obtained from the computed inelastic strain amplitudes and the experimentally obtained fatigue lives. This result enables us to estimate the fatigue life of CSP solder joints without actual tests.
Journal of Japan Institute of Electronics Packaging | 1998
Tomotoshi Sato; Takashi Nukii; Akiteru Rai
It is expected that CSPs accept a demand of high dencity assembly in mobile tele-communication apparatus etc. We revealed that conventional process using CSP is compatible with that using SMD. We developed newly CSP repairing process that has following 4 steps; removing defective CSP with IR lanp, uniforming solder residue, mounting transferred solder paste CSP and reflow-solderring with IR lanp. We carried out the reliability tests on the samples that CSPs were assembled by conventional process and rework process, and have got the good result in practical use on both samples. FEM simulation of assembled CSP structure using elasto-plastic model was computed. The simulation result gets almost agreement with the CSP reliability test, and has a particular behavior in comparison with DCA (Direct Chip Attach) . We will continue CSP reliability data accumulation and FEM study for prediction on life time of CSP assembly apparatus.
Archive | 1987
Akiteru Rai; Keiji Yamamura; Takashi Nukii
Archive | 1989
Yasunobu Tagusa; Hiroshi Matsubara; Takashi Nukii
Archive | 1990
Hiroshi Matsubara; Takashi Nukii
Archive | 1992
Keiji Yamamura; Takashi Nukii
Archive | 1989
Keiji Yamamura; Akiteru Rai; Takashi Nukii
Archive | 1987
Akiteru Rai; Keiji Yamamura; Takashi Nukii
Archive | 1988
Keiji Yamamura; Takashi Nukii; Shigeo Nakabu
Archive | 1988
Masataka Itoh; Atsushi Yoshinouchi; Satoshi Nishigaki; Takashi Nukii; Shuhei Tsuchimoto