Takehide Shirato
Fujitsu
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Takehide Shirato.
custom integrated circuits conference | 1988
Yoshiyuki Suehiro; Daisuke Miura; Mitsugu Naitoh; Sadao Tsutsumi; Takehide Shirato
A CMOS sea of gates with 160 K basic cells for random logic and memories is reported. Because of the unique architecture, the LSI offers flexible configuration of RAMs, ROMs, and PLAs (programmable logic arrays) with high density and suitable routing areas for random logic circuits, and results in the utilization of 120 K basic cells. It is fabricated with CMOS 1.0- mu m triple-metal-layer process technology.<<ETX>>
Archive | 1986
Takehide Shirato; Nobuhiko Aneha
Archive | 1983
Takehide Shirato
Archive | 1985
Takehide Shirato; Shinichi Sekine
Archive | 1986
Takehide Shirato; Taiji Ema
Archive | 1986
Takehide Shirato
Archive | 1985
Takehide Shirato
Archive | 1983
Takehide Shirato; Touru Inaba
Archive | 1981
Takehide Shirato
Archive | 1989
Takehide Shirato