Tapas Roy
KIIT University
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Tapas Roy.
ieee india international conference on power electronics | 2014
Sangeeta DebBarman; Tapas Roy
This paper presents a new Pulse Width Modulation (PWM) technique for Z-source or Impedance Source Inverter (ZSI or ISI). The proposed technique is based on the Bus Clamping PWM (BCPWM) technique for Voltage Source Inverter (VSI). The effectiveness of the proposed technique is achieved by MATLAB simulation of a ZSI. It has been observed that the proposed technique gives better performances as compared to Conventional Space Vector PWM (CSVPWM) at high modulation index and at same switching frequency like reduction in load current ripple and reduction in voltage stress across the switches. Further the proposed technique ensures less switching loss as compared to CSVPWM at same carrier frequency.
ieee india international conference on power electronics | 2014
Debanjan Roy; Tapas Roy
Depending on pole voltage levels, the inverters are broadly classified into two categories two level and above two-level. Above two-level is popularly known as multilevel inverters. Multilevel inverters have better performances compared to conventional two level inverters like minimum harmonic distortion, reduced electromagnetic interferences (EMI) and operation on several voltage levels. There exist different conventional as well as advanced PWM techniques to switch multilevel inverters. Phase Disposition PWM (PDPWM), Selective Harmonic Elimination (SHE), Space- Vector PWM (SVPWM) are most popular conventional PWM techniques whereas Bus-clamping PWM (BCPWM) techniques are one of the most popular advanced type PWM techniques. BCPWM techniques are better compare to CSVPWM technique in respect of harmonic distortion, voltage stress across switch and switching loss. In this paper, a new technique has been introduced to implement CSVPWM as well as BCPWM techniques for a 3-level inverter. The proposed technique is simple to understand and no need of mapping as that is required for conventional techniques. The performance of the inverter is analyzed using R-L load and also with three phase induction motor load. The simulation results have shown the effectiveness of the proposed technique. Further the same technique can be employed for higher level inverters.
2017 Second International Conference on Electrical, Computer and Communication Technologies (ICECCT) | 2017
Souvik Saha; Subrat Behera; Tapas Roy; Byamakesh Nayak
This paper discusses application of Multilevel Inverter (MLI) in closed loop control of induction motor. This topology of MLI is called Nested topology which helps in reducing harmonics thereby increasing & improving the level and quality of voltages respectively. Proposed topology increases efficiency of output by reducing the losses effectively. The work mainly focuses on Matlab simulation and implementation of the topology mentioned along with its application on induction motor. The switching technique have been successfully implemented. The results on the basis of simulation have been clearly discussed in this paper.
ieee international conference on power electronics intelligent control and energy systems | 2016
Biswajit Mandal; Tapas Roy; Shobha Agarwal; Pradip Kumar Sadhu
This paper presents a novel inverter topology based on conventional Z-Source Inverter and Switched Capacitor DC-DC converter. Compare to other conventional topologies the proposed topology gives more boosting factor. Further the input current is continuous. In renewable energy conversion system, it is desirable to get high step up output voltage from a low input voltage source. The proposed topology can be suitable for renewable energy conversion system. The detail analysis of proposed topologies is presented and comparison study with other topology has been discussed in the paper. The effectiveness of the proposed topology is verified by PSIM simulation study.
ieee international conference on power electronics intelligent control and energy systems | 2016
Priyanka Priyadarsini; Tapas Roy; Srikanta Mohapatra; Pradip Kumar Sadhu
This paper presents a new topology of sparse matrix converter (SMC) based on extended boost z-source inverter topology. The proposed topology gives more boosting factor as compared to other z-source matrix converters with same modulation index. Space vector pulse width modulation (PWM) technique as well as zero current switching has been implemented for the proposed topology. Further detail analytical study of the proposed topology has been done. It can be concluded that, the proposed topology can be more suitable for motor drives, wind energy conversion systems (WECS), HVAC applications. Further boosting factor can be easily extended by cascading basic impedance networks. Also the variable frequency output voltage has been generated from the proposed topology with proper modulation techniques. The effectiveness of the proposed topology is verified with MATLAB/SIMULINK simulation study.
ieee international conference on power electronics intelligent control and energy systems | 2016
Debalina Nanda; Tapas Roy; Pradip Kumar Sadhu
This paper presents a comparative study of different classical as well as advanced PWM techniques for a new ZSI topology known as Extended-boost ZSI. The PWM techniques has been divided into two parts; one is carrier based PWM techniques and another is space vector based PWM techniques. There exist some advanced PWM techniques like Bus Clamping PWM techniques. This paper presents an analytical study and its implementation in MATLAB/Simulink software with different PWM techniques for Extended-boost ZSI. The maximum boost control technique for proposed topologies has been implemented considering Sine Triangle, Third Harmonic Injection, Triplen Injection and Bus Clamping 300 and 600 PWM techniques. Further it has been implemented for space vector PWM. It has been observed that Triplen and Bus-clamping 300 PWM techniques give the minimum THD for line-to-line voltage as well as line current. Further in SVPWM approach, BC 300 PWM improves the harmonic profile of output line-to-line voltage and current as compared to CSVPWM and BC 600.
ieee international conference on power electronics intelligent control and energy systems | 2016
Sourav Karmakar; Tapas Roy; Pradip Kumar Sadhu; Shouvik Mondal
Multilevel inverters are popular for their ability to enhance voltage level, reduce harmonic distortion and eliminate the need of output filters. They are mainly comprised of different combinations of dc voltage sources and power electronic switches and the number of voltage levels are dependent on the switching scheme. This paper proposes a new topology of single phase multilevel inverter. The new topology uses a combination of series connection of isolated dc sources and the developed H-bridge. This paper gives a detailed analysis of the proposed topology using both symmetrical and asymmetrical dc sources. Furthermore, the proposed topology has been compared with the conventional cascaded multilevel inverter and some new topologies published in recent literatures. Finally, the operation of the proposed topology has been verified with computer simulation using MATLAB/Simulink.
ieee international conference on power electronics intelligent control and energy systems | 2016
Shouvik Mondal; Tapas Roy; Abhijit Dasgupta; Pradip Kumar Sadhu
In this paper a new hybrid switched capacitor multilevel inverter topology is proposed. The inverter consists of a switched capacitor unit and a leg of three phase two level voltage source inverter. By the proposed topology we can get higher level of line voltage using less number of switches. Thus switching loss will be lesser and efficiency will be higher. The said topology is simulated in MATLAB/SIMULINK using multi carrier based pulse width modulation and obtained the desired result.
ieee international conference on power electronics drives and energy systems | 2016
Tapas Roy; Neha Aarzoo; Pradip Kumar Sadhu; Chitralekha Jena; Srikanta Mohapatra
This paper presents a novel three phase symmetrical cascaded multi-level inverter topology based on switched capacitor basic units. The proposed topology has inherent capability to boost the input voltage and can generate multilevel output voltage with reduced number of power supplies and switching devices compared to that for other recently developed three phase topologies. Further, the presented topology is modular in nature such that damage of any modules, the topology can supply the load with reduced number of voltage levels. In addition, by employing simple switching strategy, the capacitor voltage balancing can be achieved. The operating principle and the expressions for different parameters of the inverter are presented in detail. A multi-carrier phase opposition pulse width modulation technique is developed for switching the inverter. To prove the effectiveness and merits of the proposed inverter, a 17 levels line to line voltage topology is simulated in MATLAB/Simulink. In addition, a phase of the proposed inverter has been practically developed and the corresponding pole voltage and capacitor voltages are experimentally investigated at no load condition.
IOSR Journal of Electrical and Electronics Engineering | 2014
Sangeeta DebBarman; Tapas Roy
This paper presents a recent popular power inverter which is impedance source or Z-source inverter (ZSI) and the comparison and analysis of two conventional PWM techniques of Z-source inverter. Due to the impedance network it couples inverter main circuit to the power source thus providing special features that can overcome the limitations of traditional voltage source inverter (VSI) and current source inverter(CSI).In this paper we discussed and analyzed about the different conventional PWM techniques like Simple Boost Control, Maximum Boost Control, Maximum Boost Control with third harmonic injection, Maximum Boost Control with triplen injection where it is observed that the Maximum Boost Control with triplen injection is much better than other techniques in respect of load current ripple, inductor current ripple and capacitor voltage ripple for different modulation index and same switching frequency.