Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Ted Ming-Lang Guo is active.

Publication


Featured researches published by Ted Ming-Lang Guo.


Solid State Phenomena | 2014

Wet Etch Rate Behavior of Poly-Si in TMAH Solution at Various Ambient Gas Conditions

Euing Lin; Ted Ming-Lang Guo; Chin-Cheng Chien; M.H. Chang; Wesley Yu; N.H. Yang; J.F. Lin; J.Y. Wu; Kenneth M. Robb; Alessandro Baldaro; A.N. Other

As the demand for greater speed in semiconductor devices continues, a typical method of increasing charge mobility is to maximise the silicon strain at the depletion region in p-type transistors through the implementation of “Sigma Cavity” structures in the bulk silicon on either side of the gate structure. These structures, when filled, exhibit a uniaxial strain in the depletion region thus, increasing the charge transport speed [1]. The shape of the Sigma Cavity structure is important in maximising the strain in this region, thus strict control of the shape dimensions is imperative to the electrical performance of the device.


Solid State Phenomena | 2014

Single Wafer Selective Silicon Nitride Removal with Phosphoric Acid and Steam

Ted Ming-Lang Guo; Wesley Yu; Chin-Cheng Chien; Euing Lin; N.H. Yang; J.F. Lin; J.Y. Wu; Don Kahaian; Jeffery W. Butterbaugh; Jeffrey M. Lauerhaas

A single wafer silicon nitride (SiN) selective etch process with an etch rate greater than 80A/min of low-pressure chemical vapor deposited (LPCVD) SiN has been developed. Previous work with a similar single wafer system utilized a mixture of sulfuric acid, phosphoric acid and steam to achieve a high SiN etch rate [1]. The process in this work relies on phosphoric acid and steam for a high SiN etch rate. In both of these applications, addition of steam doubles the SiN etch rate. The single wafer system utilizes a closed chamber design with integrated spray bar to uniformly dispense hot phosphoric acid and steam onto the wafer surface achieving within wafer non-uniformities of less than 3%. Rinsing and drying of the phosphoric acid from the wafer surface occurs in the same chamber (dry in/dry out) providing a stable, haze free wafer. Figure 1 contains a schematic of the phosphoric acid delivery and single wafer system.


Solid State Phenomena | 2012

Static Charge Induced Damage during Lightly Doped Drain (LDD) by Single Wafer Cleaning Process

Ted Ming-Lang Guo; Tsung Hsun Tsai; Chin Cheng Chien; Michael Chan; Chan Lon Yang; J.Y. Wu

The present work reports some approaches to reduce the static charge defects induced during single wafer cleaning process. Increase conductivity of DIW with CO2, adding backside rinse and IPA drying sequence optimization were evidenced to be effective by surface potential difference with Quantox tool. TEM and EELS were also used for analysis of volcano-like discharge defects.


Solid State Phenomena | 2012

Clean Process Mechanism of HKMG during N-PMOS Patterning

Autumn Yeh; Kai Ping Wang; Zhi Jian Wang; Chin Cheng Chien; Ted Ming-Lang Guo; Michael Chan; Chan Lon Yang; J.Y. Wu; Samantha Tan; Alex Kabansky; Tehtien Su; Jack Kao

Chemical and physical modifications of photoresist and BARC during plasma patterning process on HKMG structure can cause residual defects and yield loss that challenges the subsequent wet cleaning process to resolve this issue. The chemical behavior of materials post dry etching and wet clean was systematically studied by various surface analytical techniques including STEM-EELS, XPS and AES. With a greater understanding of the etching and clean mechanisms, a combined aqueous/solvent cleaning method was developed and tested on a spin clean tool to effectively clean etching by-products. A significant improvement of yield with the application of the new cleaning approach has been observed.


Archive | 2011

Method of fabricating a semiconductor structure

Ted Ming-Lang Guo; Chin-Cheng Chien; Shu-Yen Chan; Chan-Lon Yang; Chun-Yuan Wu


Archive | 2012

Method of forming fin structures in integrated circuits

Shih-Hung Tsai; Ssu-I Fu; Chien-Liang Lin; Ying-Tsung Chen; Ted Ming-Lang Guo; Chin-Cheng Chien; Chien-Ting Lin; Wen-Tai Chiang


Archive | 2011

Strained Silicon Channel Semiconductor Structure and Method of Making the Same

Chan-Lon Yang; Ted Ming-Lang Guo; Chin-I Liao; Chin-Cheng Chien; Shu-Yen Chan; Chun-Yuan Wu


Archive | 2013

METHOD FOR REMOVING NITRIDE MATERIAL

Chi-Sheng Chen; Shin-Chi Chen; Chih-Yueh Li; Ted Ming-Lang Guo; Bo-Syuan Lee; Tsung-Hsun Tsai; Yu-Chin Cheng


Archive | 2013

Semiconductor structure and method for slimming spacer

Ted Ming-Lang Guo; Chin-Cheng Chien; Shu-Yen Chan; Ling-Chun Chou; Tsung-Hung Chang; Chun-Yuan Wu


Archive | 2013

Strained silicon channel semiconductor structure

Chan-Lon Yang; Ted Ming-Lang Guo; Chin-I Liao; Chin-Cheng Chien; Shu-Yen Chan; Chun-Yuan Wu

Collaboration


Dive into the Ted Ming-Lang Guo's collaboration.

Top Co-Authors

Avatar

Chin-Cheng Chien

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Shu-Yen Chan

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Chun-Yuan Wu

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

J.Y. Wu

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Chan-Lon Yang

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Teng-Chun Hsuan

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Yu-Ren Wang

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Chan Lon Yang

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Chin Cheng Chien

United Microelectronics Corporation

View shared research outputs
Top Co-Authors

Avatar

Chin-I Liao

United Microelectronics Corporation

View shared research outputs
Researchain Logo
Decentralizing Knowledge