True-Lon Lin | Researchain

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where True-Lon Lin is active.

Explore More

Publication

Featured researches published by True-Lon Lin.

Archive | 1996

MOSFET structure and fabrication process implemented by forming deep and narrow doping regions through doping trenches

Koon Chong So; Yan Man Tsui; Fwu-Iuan Hshieh; True-Lon Lin; Danny Chi Nim

Archive | 1997

Self-aligned and process-adjusted high density power transistor with gate sidewalls provided with punch through prevention and reduced JFET resistance

Fwu-Iuan Hshieh; True-Lon Lin; Koon Chong So

Archive | 1997

Punch-through prevention in trenched DMOS with poly-silicon layer covering trench corners

Fwu-Iuan Hshieh; Koon Chong So; True-Lon Lin

Archive | 1996

Power MOSFET device manufactured with simplified fabrication processes to achieve improved ruggedness and product cost savings

Koon Chong So; Danny Chi Nim; True-Lon Lin; Fwu-Iuan Hshieh; Yan Man Tsui

Archive | 1996

DMOS fabrication process implemented with reduced number of masks

True-Lon Lin; Fwu-Iuan Hshieh; Danny Chi Nim; Koon Chong So; Yan Man Tsui

Archive | 1996

MOSFET transistor cell manufactured with selectively implanted punch through prevent and threshold reductoin zones

Fwu-Iuan Hshieh; True-Lon Lin

Archive | 1996

Power MOSFETs and cell topology

Fwu-Iuan Hshieh; True-Lon Lin

Archive | 1996

Cost savings for manufacturing planar MOSFET devices achieved by implementing an improved device structure and fabrication process eliminating passivation layer and/or field plate

Fwu-Iuan Hshieh; True-Lon Lin

Archive | 1997

Mosfet termination design and core cell configuration to increase breakdown voltage and to improve device ruggedness

Koon Chong So; Danny Chi Nim; Fwu-Iuan Hshieh; Yan Man Tsui; True-Lon Lin; Shu-Hui Cheng

Archive | 1996

MOSFET structure and fabrication process for decreasing threshold voltage

Fwu-Iuan Hshieh; Yan Man Tsui; True-Lon Lin; Danny Chi Nim; Koon Chong So

Explore More

Collaboration

Dive into the True-Lon Lin's collaboration.

Explore More

Archive Network Publication Hotspot Collaboration

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot

Dive into the research topics where True-Lon Lin is active.

Publication

Featured researches published by True-Lon Lin.

MOSFET structure and fabrication process implemented by forming deep and narrow doping regions through doping trenches

Self-aligned and process-adjusted high density power transistor with gate sidewalls provided with punch through prevention and reduced JFET resistance

Punch-through prevention in trenched DMOS with poly-silicon layer covering trench corners

Power MOSFET device manufactured with simplified fabrication processes to achieve improved ruggedness and product cost savings

DMOS fabrication process implemented with reduced number of masks

MOSFET transistor cell manufactured with selectively implanted punch through prevent and threshold reductoin zones

Power MOSFETs and cell topology

Cost savings for manufacturing planar MOSFET devices achieved by implementing an improved device structure and fabrication process eliminating passivation layer and/or field plate

Mosfet termination design and core cell configuration to increase breakdown voltage and to improve device ruggedness

MOSFET structure and fabrication process for decreasing threshold voltage

Collaboration

Dive into the True-Lon Lin's collaboration.