Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Yasunaga Moritoshi is active.

Publication


Featured researches published by Yasunaga Moritoshi.


情報処理学会論文誌数理モデル化と応用(TOM) = IPSJ Trans. Mathematical Modeling and Its Applications | 2002

Greedy Genetic Algorithms for Symmetric and Asymmetric TSPs

Hungdinhnguyen; Yoshihara Ikuo; Yamamori Kunihito; Yasunaga Moritoshi


Archive | 2005

HIGH FREQUENCY WIRING STRUCTURE, METHOD FOR FORMING THE SAME, AND METHOD FOR SHAPING WAVEFORM OF HIGH FREQUENCY SIGNAL

Yasunaga Moritoshi; Yoshihara Ikuo


IEICE Technical Report; IEICE Tech. Rep. | 2005

Bio-Inspired Camera System with FPGA

Yamaguchi Yoshiki; Aibe Noriyuki; Hayashi Kazuya; Yamamoto Yorihisa; Yoshihara Ikuo; Yasunaga Moritoshi


Archive | 2007

OBJECT TRACKING METHOD AND DEVICE

Yamaguchi Yoshiki; Yasunaga Moritoshi; Yamamoto Raiju


IEICE Technical Report; IEICE Tech. Rep. | 2015

High Speed Calculation of Convex Hull in 2D Images using FPGA

Kemmotsu Kahori; Kanazawa Kenji; Mori Yamato; Aibe Noriyuki; Yasunaga Moritoshi


IEICE Technical Report; IEICE Tech. Rep. | 2012

A Proposal of Signal Integrity Improvement Method Using Impedance-reconfiguration Technique

Yasunaga Moritoshi; Shimada Hiroki; Akita Shohei; Adachi Takuya; Ishijima Hidetoshi; Kuribara Yusuke


IEICE Technical Report; IEICE Tech. Rep. | 2011

Waveform-Improvement of High-speed Signals on Branch Traces on PCBs

Kuribara Yusuke; Akita Shohei; Shimada Hiroki; Adachi Takuya; Ishijima Hidetoshi; Yoshihara Ikuo; Yasunaga Moritoshi


IEICE Technical Report; IEICE Tech. Rep. | 2011

A Basic Implementation of LUT-based Dynamic and Partial Reconfiguration from Remote Site

Kawai Hiroyuki; Yasunaga Moritoshi


IEICE Technical Report; IEICE Tech. Rep. | 2010

Reliable Digital Signal Transmission Methodology -- Its Application to the High Speed Bass Line

Akita Shohei; Shimada Hiroki; Ishiguro Masami; Aibe Noriyuki; Yasunaga Moritoshi; Yoshihara Ikuo


IEICE Technical Report; IEICE Tech. Rep. | 2010

Development of an On-chip Pattern Recognition System using Dynamic and Partial Reconfiguration

Kawai Hiroyuki; Yasunaga Moritoshi

Collaboration


Dive into the Yasunaga Moritoshi's collaboration.

Researchain Logo
Decentralizing Knowledge