Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Yukihiro Saeki is active.

Publication


Featured researches published by Yukihiro Saeki.


midwest symposium on circuits and systems | 1989

Low-power consumption and low-voltage operation PLA (L/sup 2/-PLA) using 1.2 mu m double poly-silicon CMOS E/sup 2/PROM technology

Yukihiro Saeki; Hiroaki Murakami; T. Shigematu; K. Shinada; M. Takebuchi; Toshio Hibi; Yasoji Suzuki

By using a unique CMOS E/sup 2/PROM technology, a novel field PLA (programmable logic array) has been developed. Owing to very low power consumption and low-voltage operation the PLA (L/sup 2/-PLA) is suitable for most consumer usage. To achieve this performance a soft-write free E/sup 2/PROM, a new low-power sense amplifier and an input transition detector (ITD) are used. L/sup 2/-PLA can operate in a wide range of supply voltage (1.0 V to 6.0 V) and consumes only 8 mA and 1 MHz (5 V supply voltage). Moreover, it has a standby mode in which the current consumption is extremely low (below 1 mu A).<<ETX>>


Archive | 1992

Potential detecting circuit

Akira Takiba; Osamu Matsumoto; Yukihiro Saeki


Archive | 1991

NONVOLATILE SEMICONDUCTOR MEMORY SYSTEM

Hitoshi Kondo; Tetsuya Yamamoto; Yukihiro Saeki


Archive | 1990

Programmable logic device and storage circuit used therewith

Yukihiro Saeki; Tomohisa Shigematsu


Archive | 1990

Programmable logic circuit using wired-or tristate gates

Yukihiro Saeki; Yasoji Suzuki


Archive | 1997

Semiconductor integrated circuit including test circuit

Yukihiro Saeki


Archive | 1996

Clock signal supplying circuit

Shinichi Osera; Yukihiro Saeki


Archive | 1992

Configurable logic element with independently clocked outputs and node observation circuitry

Yukihiro Saeki; Hiroki Muroga; Tomohisa Shigematsu; Toshio Hibi; Yasuo Kawahara; Kazunao Maru; Kenneth Austin; Gordon Stirling Work; Darren Martin Wedgwood


Archive | 1992

Manufacturing method for a floating gate semiconductor memory device by forming cell slits

Yukihiro Saeki; Osamu Matsumoto; Masayuki Yoshida; Takahide Mizutani; Nobuyoshi Chida; Tomohisa Shigematsu; Teruo Uemura; Kenji Toyoda; Hiroyuki Takamura


Archive | 1989

Semiconductor memory with p-channel load transistor

Yukihiro Saeki; Toshimasa Nakamura

Collaboration


Dive into the Yukihiro Saeki's collaboration.

Researchain Logo
Decentralizing Knowledge