Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Akella Venkata Surya Satya is active.

Publication


Featured researches published by Akella Venkata Surya Satya.


international conference on microelectronic test structures | 1995

Understanding clustering of defects in a sub-0.5 /spl mu/m CMOS fabricator

Akella Venkata Surya Satya

Over two decades of bipolar-experience has previously alerted one to the fact that the extent of defect clustering, assumed in the CMOS yield models, may not hold for defects monitored on microelectronic test structures (MTS). Tracing the defect clustering from inline CMOS MTS, we now describe a viable yield prediction model using data from the various inline monitors, which also helps reconcile the questions raised earlier. Such a yield-bridge between the MTS-data and the product yield establishes the validity of the yield model and assumptions therein.


international conference on microelectronic test structures | 1992

A study of clustering using microelectronic defect monitors

Akella Venkata Surya Satya

Clustering of defects has received extensive attention for its impact on the predicted yields of large chips and on-chip redundancy. Defect density, defined for the separation of variables, permits product-independent cross-comparisons between fabricators and technologies. Defect densities are best tracked by inline measurements on microelectronic test structures, with product identity in their sensitivity to defects. It is reported that the defects monitored via the microelectronic test structures may not have the extent of clustering that has been noted in the literature.<<ETX>>


international conference on microelectronic test structures | 1996

Test structures for automated contactless inline wafer inspection

Akella Venkata Surya Satya

Simple but unique and space-saving microelectronic test structures were designed to afford automated inline contactless wafer inspection in a Scanning Electron Microscope (SEM) for rapid electrical defect-monitoring in the voltage contrast (VC) mode, along with in situ defect-isolation and -characterization capabilities. Such an automated technique can support accelerated yield learning on sub-0.25 /spl mu/m-rule designs as the defects get below the optical resolutions. The system is also capable of the traditional visual inspection in the secondary-electron emission mode, affording the determination of the transfer coefficients between optical inspection and electrical faults.


Archive | 1981

Memory system with selective assignment of spare locations

George Leroy Bond; Akella Venkata Surya Satya


Archive | 1996

Defect monitor and method for automated contactless inline wafer inspection

Akella Venkata Surya Satya; Tessema Kebede; Leon Ray Bentson


Archive | 1976

Integrated circuit test structure

James Hsi-Tang Lee; Bernd Kurt Siegfried Lessmann; Akella Venkata Surya Satya


Archive | 1975

Electrical defect monitor structure

James Hsi-Tang Lee; Akella Venkata Surya Satya; Ashwin Kantilal Ghatalia; Donald R. Thomas


Archive | 1977

Monitor for semiconductor diffusion operations

Barry Norman Casowitz; Michael David Cowan; Charles Bruce Humphreys; Akella Venkata Surya Satya


Archive | 1974

Method to improve the reverse leakage characteristics in metal semiconductor contacts

Carl Altman; Sydney George Chapman; Akella Venkata Surya Satya


Archive | 1978

Test site for a charged coupled device (CCD) array

Helen Janet Kelly; David Jacob Perlman; Akella Venkata Surya Satya

Researchain Logo
Decentralizing Knowledge