Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Atsushi Itokazu is active.

Publication


Featured researches published by Atsushi Itokazu.


Materials Science Forum | 2013

Multi-Wire Electrical Discharge Slicing for Silicon Carbide

Atsushi Itokazu; Takashi Hashimoto; Kazuhiko Fukushima; Takashi Yuzawa; Tatsushi Sato

In this paper, we propose a new wafer slicing method for silicon carbide(SiC). SiC is well-known as a difficult-to-cut material, and a conventional slicing via multi-wire saw becomes more difficult with increasing ingot size. To solve this problem, the multi-wire electrical discharge slicing (EDS) method is applied to 100 mm-square SiC polycrystalline block. We successfully obtained the average thickness of 385 μm for nine sliced plates by ten-wires EDS. The thickness variation was measured to be less than 11.2 μm. This is the first demonstration of ten-wires EDS for 100 mm-square SiC material.


Materials Science Forum | 2014

Multi-Wire Electrical Discharge Slicing for Silicon Carbide Part 2: Improvement on Manufacturing Wafers by Forty-Wire EDS

Atsushi Itokazu; Hidetaka Miyake; Takashi Hashimoto; Kazuhiko Fukushima

In this paper, a machining energy control slicing method for cylindrical shaped ingots and forty-wire electrical discharge slicing (EDS) technology are investigated. Our recent study in [4], ten-wire EDS was applied to 100 mm-square polycrystalline SiC material. Applying this technology to ingot slicing, an appropriate process technology for cylindrical shaped SiC materials which are the same as an actual ingot is required. The slicing of cylindrical shaped SiC using conventional multi-wire EDS causes the increase of sori, or wire break with unstable machining process since wasteful machining power is not controlled as a function of machining length. To resolve this problem, we applied the machining energy control method which varies machining power with machining position. Using proposed method, ten-simultaneous slicing of cylindrical shaped SiC material is obtained with 80 μm/min in machining speed. The sori of machined surface is 34 μm, and TV5 is 28 μm as a result. Moreover, forty-wire EDS technology is applied to SiC slicing for improving wafer productivity. We successfully verified forty-simultaneous slicing of 100 mm-square poly-crystal SiC material without wire break. The sliced 39 thin plates are obtained 385 μm in average thickness, and 16 μm in maximum thickness variation.


Materials Science Forum | 2014

Characteristics of a Schottky Barrier Diode and the SiC Wafers Sliced by Wire Electrical Discharge Machining

Hidetaka Miyake; Nobuyuki Tomita; Yoshiyuki Nakaki; Tomoaki Furusho; Atsushi Itokazu; Takashi Hashimoto; Yoshihiko Toyoda; Satoshi Yamakawa; Hiroaki Sumitani; Takeharu Kuroiwa; Tatsushi Sato

The multi-wire electrical discharge slicing (multi-wire EDS), which is a brand-new method for fabricating wafers, is expected to considerably reduce the production cost of SiC wafers by decreasing in the width of kerf and kerf loss. We evaluated, for the first time, the influences of a wire electrical discharge machining (WEDM) on the SiC wafers based on experiments using WEDM equipped with a power supply of EDS. Although the analyses by transmission electron microscopy (TEM) and energy dispersive X-ray (EDX) revealed that the WEDM influenced layer consists of a contamination layer including several kinds of metals and a layer having crystal defects was certainly formed near the wafer surfaces, the width of the influenced layers was only 3μm, and the layer could be easily removed by the grinding process. Furthermore, characteristics of Schottky barrier diodes (SBDs) fabricated with removing the influenced layer formed by WEDM are comparable to those fabricated with using conventional wafers.


Archive | 2011

WIRE ELECTRIC DISCHARGE MACHINING APPARATUS, WIRE ELECTRIC DISCHARGE MACHINING METHOD, THIN BOARD MANUFACTURING METHOD, AND SEMICONDUCTOR WAFER MANUFACTURING METHOD

Atsushi Itokazu; Hidetaka Miyake; Tatsushi Sato; Takashi Yuzawa; Kazuhiko Fukushima


Archive | 2011

Electrical discharge machining apparatus and electrical discharge machining method

Takayuki Nakagawa; Tatsushi Sato; Hidetaka Miyake; Takashi Yuzawa; Atsushi Itokazu


Archive | 2011

Processing object retainer, wire electric discharge processing device, thin sheet production method, and semiconductor wafer production method

Takashi Yuzawa; 隆 湯澤; Hidetaka Miyake; 三宅 英孝; Tatsushi Sato; 佐藤 達志; Atsushi Itokazu; 篤 糸数


Archive | 2011

Workpiece retainer, wire electric discharge machining device, thin-plate manufacturing method, and semiconductor-wafer manufacturing method

Takashi Yuzawa; Hidetaka Miyake; Tatsushi Sato; Atsushi Itokazu


Archive | 2015

WIRE DISCHARGE MACHINING APPARATUS AND MANUFACTURING METHOD FOR SEMICONDUCTOR WAFERS USING THE SAME

Hidetaka Miyake; Atsushi Itokazu; Yosuke Nakanishi


Archive | 2014

Drahterodiervorrichtung und Herstellungsverfahren für Halbleiterwafer unter Verwendung derselben

Hidetaka Miyake; Atsushi Itokazu; Yosuke Nakanishi


Archive | 2012

Wire electric discharge machining device and manufacturing method for semiconductor wafer using same

Hidetaka Miyake; 三宅 英孝; Atsushi Itokazu; 篤 糸数; Yosuke Nakanishi; 洋介 中西

Collaboration


Dive into the Atsushi Itokazu's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge