Beate Pawlowski
Technische Universität Ilmenau
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Beate Pawlowski.
Journal of microelectronics and electronic packaging | 2009
M. Fischer; H. Bartsch de Torres; Beate Pawlowski; R. Gade; S. Barth; M. Mach; Mike Stubenrauch; Martin Hoffmann; J. Müler
A new integration concept for MEMS-devices to ceramic substrates based on a new bonding technique between nano-scaled black silicon (BSi) and an adapted LTCC substrate is presented. The novel technique allows combining advantages of silicon and ceramic technology whereby a new wafer compound material (silicon on ceramics) and innovative ceramic carrier as well as chip packages become available. The new compound is fabricated by the use of standard technologies (reactive ion etching, lamination, and pressure assisted sintering) without additional materials and devices. A bonding strength up to 1750 N/cm2 and gas tightness are remarkable features of the bond interface. Simultaneously, electrical interconnects between silicon and LTCC can be manufactured during lamination and sintering.
Additional Conferences (Device Packaging, HiTEC, HiTEN, & CICMT) | 2012
M. Fischer; T. Mache; Beate Pawlowski; D. Schabbel; Jens Müller
A silicon-on-ceramic (SiCer) wafer-shaped substrate, allowing a simultaneous fabrication of ceramic and silicon based microsystems is presented. The substrate, based on the recently introduced silicon-on-ceramic integration concept, can be processed by standard MEMS and LTCC technologies. The monolithic compound is fabricated by using lamination and pressure assisted firing of a nano patterned silicon wafer with a low temperature cofired ceramic tape (LTCC). The LTCC is adapted to silicon (TCE and morphology). LTCC functionalities such as electrical and thermal vias, passives, fluidic channels, etc.,. can be pre-processed in grid dimensions or individually. Through Silicon Vias (TSV) in the silicon layer can be combined with the vias in the LTCC. The silicon layer can be fabricated as thin as necessary for the desired functionality, whereas the insulating LTCC layer ensures the mechanical stability of the SiCer wafer. In addition, the LTCC layer includes electrical functionalities like signal routing an...
electronics system integration technology conference | 2010
Heike Bartsch; Rolf Grieseler; Jens Müller; Stefan Barth; Beate Pawlowski
Buried capacitors in low temperature cofired ceramics (LTCC) enable increased package density, shorter interconnects and reduced assembly time.
Sensors and Actuators A-physical | 2010
Wjatscheslaw Missal; Jaroslaw Kita; Eberhard Wappler; Frieder Gora; Annette Kipka; Thomas Bartnitzek; Franz Bechtold; Dirk Schabbel; Beate Pawlowski; Ralf Moos
Archive | 2008
M. Fischer; Heike Bartsch de Torres; Martin Hoffmann; Jens Müller; Beate Pawlowski; Stefan Barth
Archive | 2008
M. Fischer; H. Bartsch de Torres; Beate Pawlowski; M. Mach; R. Gade; Stefan Barth; Martin Hoffmann; Jens Müller
International Journal of Applied Ceramic Technology | 2009
Stefan Barth; Michael Arnold; Dieter Grützmann; Beate Pawlowski; Peter Rothe; Thomas Bartnitzek
Archive | 2011
Jaroslaw Kita; Ralf Moos; Wjatscheslaw Missal; Thomas Bartnitzek; Franz Bechtold; Frieder Gora; Annette Kipka; Dirk Schabbel; Beate Pawlowski; Eberhard Wappler
Archive | 2011
Jaroslaw Kita; Wjatscheslaw Missal; Eberhard Wappler; Thomas Bartnitzek; Beate Pawlowski; Annette Kipka; Ralf Moos
Archive | 2011
Ralf Moos; Wjatscheslaw Missal; Jaroslaw Kita; Eberhard Wappler; Frieder Gora; Annette Kipka; Thomas Bartnitzek; Franz Bechtold; Dirk Schabbel; Beate Pawlowski