Boris Beylin

UltraSPARC: compiling for maximum floating-point performance

UltraSPARC-I is the first microprocessor from Sun Microsystems to implement the new 64-bit SPARC V9 architecture. UltraSPARC-I is a superscalar processor capable of issuing up to four instructions together and possesses several features designed to enable high performance on a variety of applications. While UltraSPARC-I maintains strict binary compatibility with and delivers excellent performance on thousands of existing 32-bit applications developed for other SPARC processors, even more benefit can be derived by using a compiler that specifically targets it. This paper discusses various features of UltraSPARC-I and the compiler techniques used to leverage them to obtain high performance on many floating point programs.

The design of a modulo scheduler for a superscalar RISC processor

Module scheduling is a form of software pipelining that extracts parallelism from inner loops by overlapping the execution of successive iterations. This paper describes the design of a commercial module scheduler for a modern superscalar RISC processor. Systematic amortization of instructions and partitioned dependence graph scheduling deliver good performance in the face of limited instruction issue. Slot reservation prior to scheduling permits effective handling of both pipelined and non-pipelined instructions. Constraining the dependence graph allows loops containing simple control flow to be scheduled with very limited architectural support. A virtual register allocation phase during scheduling uses simple but effective heuristics to control high register pressure. Extensive data on the performance of the module scheduler on a collection of over one thousand loops are presented.