Chul-Hwan Lee
Samsung
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Chul-Hwan Lee.
international electron devices meeting | 2008
M. J. Lee; Chang-Bum Lee; Sung-Joo Kim; Huaxiang Yin; Ju-Seop Park; Seung Eon Ahn; Bo-Soo Kang; Ki-Joon Kim; Genrikh Stefanovich; In-Dal Song; Soo-Kyoung Kim; Jung-Hyeon Lee; Suk-Jin Chung; Yong-Il Kim; Chul-Hwan Lee; Jucheol Park; In-Gyu Baek; Chang-Jung Kim; Y. Park
This paper reports on new concept consisting of all-oxide-based device component for future high density non-volatile data storage with stackable structure. We demonstrate a GaInZnO (GIZO) thin film transistors (TFTs) integrated with 1D (CuO/InZnO)-1R (NiO) (one diode-one resistor) structure oxide memory node element. RRAM (Resistance Random Access Memory) has provided advantages in fabrication which have made these works possible. Therefore we also suggest methods and techniques for improving the distribution in bi-stable resistance characteristics of the NiO memory node. In order to fabricate stack structures, all device fabrication steps must be possible at low temperatures. The benefits provided by low temperature processes are demonstrated by our devices fabricated over glass substrates. Our paper shows the device characteristics of each individual component as well as the characteristics of combined select transistor with 1D-1R cell. XPS analysis of NiO RRAM resistance layer deposited by ALD confirms similar conclusions to previous reports of the importance of metallic Ni content in sputtered NiO for bistable resistance switching. Also we herein propose a generalized stacked-memory structure to minimize on-chip real estate to maximize integrated density.
international electron devices meeting | 2004
Woon-kyung Lee; S.H. Lee; Chul-Hwan Lee; Kyung-Geun Lee; Hwa-Kyung Kim; Jun-Hyung Kim; Wouns Yang; Yoon-dong Park; Jeong-Taek Kong; Byung-Il Ryu
Characteristics of the data retention time (tRET) of nano-scale DRAM have been described. In addition, new approaches to enhance tRET and their properties have been analyzed. To optimize the process, we developed the tRET-modeling methodology, which has a good agreement with experimental data. The key feature of the methodology is an indirect probing of the tail leakage current by fitting the leakage model to reproduce the measured characteristics of the retention. The model shows the GIDL current is a major factor determining tRET of 80nm RCAT technology.
Archive | 2006
Soon-Ok Kim; Dae-Gyu Kim; Yong-Soo Park; Chul-Hwan Lee; Yoo-Duck Seo
Archive | 2008
Noam Sorek; Eduard Oks; Chul-Hwan Lee; Asaf Barzilay
Archive | 2007
Young-ho Rhee; Jae Hwan Kim; Chul-Hwan Lee
Archive | 2007
Hee-Young Lee; Chul-Hwan Lee; Jin-Woo Jung; Hyun-Young Mo
Archive | 2009
Ra-Mi Jung; Jin-Woo Jung; Chul-Hwan Lee
Archive | 2007
Chul-Hwan Lee
Archive | 2004
Chul-Hwan Lee; Shin-Hee Do; Woo-Hyuk Choi; Dong-ryul Lee; Hye-Kyoung Hwang; Sung-Min Kang
Archive | 2013
Sejun Song; Jung-Sic Sung; Jun-Seok Lee; Chul-Hwan Lee