Herman M. Chang | Researchain

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Herman M. Chang is active.

Explore More

Publication

Featured researches published by Herman M. Chang.

Archive | 1997

Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits

Om P. Agrawal; Herman M. Chang; Bradley A. Sharpe-Geisler; Giap H. Tran

Archive | 2000

FPGA integrated circuit having embedded SRAM memory blocks and interconnect channel for broadcasting address and control signals

Om P. Agrawal; Herman M. Chang; Bradley A. Sharpe-Geisler; Bai Nguyen

Archive | 1998

Efficient interconnect network for use in FPGA device having variable grain architecture

Bai Nguyen; Om P. Agrawal; Bradley A. Sharpe-Geisler; Jack T. Wong; Herman M. Chang

Archive | 2001

Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources

Om P. Agrawal; Bradley A. Sharpe-Geisler; Herman M. Chang; Bai Nguyen; Giap H. Tran

Archive | 1998

Synthesis-friendly FPGA architecture with variable length and variable timing interconnect

Om P. Agrawal; Herman M. Chang; Bradley A. Sharpe-Geisler; Giap H. Tran; Bai Nguyen

Archive | 2000

FPGA device and method that includes a variable grain function architecture for implementing configuration logic blocks and a complimentary variable length interconnect architecture for providing configurable routing between configuration logic blocks

Om P. Agrawal; Herman M. Chang; Bradley A. Sharpe-Geisler; Giap H. Tran; Bai Nguyen

Archive | 1998

Tileable and compact layout for super variable grain blocks within FPGA device

Bai Nguyen; Om P. Agrawal; Bradley A. Sharpe-Geisler; Jack T. Wong; Herman M. Chang; Giap H. Tran

Archive | 1998

Methods for configuring FPGA's having variable grain blocks and logic for providing time-shared access to interconnect resources

Om P. Agrawal; Bradley A. Sharpe-Geisler; Herman M. Chang; Bai Nguyen; Giap H. Tran

Archive | 1997

Dual port SRAM memory for run time use in FPGA integrated circuits

Om P. Agrawal; Herman M. Chang; Bradley A. Sharpe-Geisler; Bai Nguyen

Archive | 2000

Methods for configuring fpga's having variable grain blocks and shared logic for providing time-shared access to interconnect resources

Om P. Agrawal; Bradley A. Sharpe-Geisler; Herman M. Chang; Giap H. Tran

Explore More

Collaboration

Dive into the Herman M. Chang's collaboration.

Top Co-Authors

Bradley A. Sharpe-Geisler

Advanced Micro Devices

View shared research outputs

Top Co-Authors

Om P. Agrawal

Advanced Micro Devices

View shared research outputs

Top Co-Authors

Jack T. Wong

Advanced Micro Devices

View shared research outputs

Explore More

Archive Network Publication Hotspot Collaboration

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot

Dive into the research topics where Herman M. Chang is active.

Publication

Featured researches published by Herman M. Chang.

Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits

FPGA integrated circuit having embedded SRAM memory blocks and interconnect channel for broadcasting address and control signals

Efficient interconnect network for use in FPGA device having variable grain architecture

Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources

Synthesis-friendly FPGA architecture with variable length and variable timing interconnect

FPGA device and method that includes a variable grain function architecture for implementing configuration logic blocks and a complimentary variable length interconnect architecture for providing configurable routing between configuration logic blocks

Tileable and compact layout for super variable grain blocks within FPGA device

Methods for configuring FPGA's having variable grain blocks and logic for providing time-shared access to interconnect resources

Dual port SRAM memory for run time use in FPGA integrated circuits

Methods for configuring fpga's having variable grain blocks and shared logic for providing time-shared access to interconnect resources

Collaboration

Dive into the Herman M. Chang's collaboration.