Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Hiromoto Inoue is active.

Publication


Featured researches published by Hiromoto Inoue.


Proceedings of SPIE, the International Society for Optical Engineering | 2005

640 x 480 pixel uncooled infrared FPA with SOI diode detectors

Masashi Ueno; Yasuhiro Kosasayama; Takaki Sugino; Yoshiyuki Nakaki; Yoshio Fujii; Hiromoto Inoue; Keisuke Kama; Toshiki Seto; Munehisa Takeda; Masafumi Kimata

This paper describes the structure and performance of a 25-micron pitch 640 x 480 pixel uncooled infrared focal plane array (IR FPA) with silicon-on-insulator (SOI) diode detectors. The uncooled IR FPA is a thermal type FPA that has a temperature sensor of single crystal PN junction diodes formed in an SOI layer. In the conventional pixel structure, the temperature sensor and two support legs for thermal isolation are made in the lower level of the pixel, and an IR absorbing structure is made in the upper pixel level to cover almost the entire pixel area. The IR absorption utilizes IR reflections from the lower level. Since the reflection from the support leg portions is not perfect due to the slits in the metal reflector, the reflection becomes smaller as the support leg section increases in reduced pixel pitches. In order to achieve high thermal isolation and high IR absorption simultaneously, we have developed a new pixel structure that has an independent IR reflector between the lower and upper levels. The structure assures perfect IR reflection and thus improves IR absorption. The FPA shows a noise equivalent temperature difference (NETD) of 40 mK (f/1.0) and a responsivity non-uniformity of less than 0.9%. The good uniformity is due to the high uniformity of the electrical characteristics of SOI diodes made of single crystal silicon (Si). We have confirmed that the SOI diodes architecture is suitable for large format uncooled IR FPAs.


Proceedings of SPIE, the International Society for Optical Engineering | 2006

Uncooled IRFPA with chip scale vacuum package

Hisatoshi Hata; Yoshiyuki Nakaki; Hiromoto Inoue; Yasuhiro Kosasayama; Yasuaki Ohta; Hiroshi Fukumoto; Toshiki Seto; Keisuke Kama; Munehisa Takeda; Masafumi Kimata

We have developed an uncooled IRFPA with a chip scale vacuum package and succeeded in obtaining excellent IR images of less than 60 mK in NETD. This package consists of a device chip and a silicon lid. The chip in this study is a 160 x 120 SOI diode IRFPA with a 25 μm pixel pitch. The size of the package is 14.5(L) x 13.5(W) x 1.2(H) mm. The gap between the device chip and the lid is controlled by the thickness of the vacuum sealing material. The lid is prepared by a wafer process and diced just before vacuum sealing. We use DLC (diamond like carbon) as the AR coat because of its high IR transmittance and high endurance in the wafer process. DLC films are deposited on both sides of the silicon lid wafer, and then a ring-shaped metal pattern for solder bonding is formed on one side of the lid wafer. Solder is mounted on the metal pattern by a molten solder ejection method. The patterned thin-film getter is formed on the lid wafer. Because of the use of patterned thin-film getter, there is no need to form a cavity on the lid to allow installation of getter or to insert a spacer between the device chip and the lid. Then the lid wafer is diced into individual lids. The device wafer and the lids are set in a vacuum chamber, which has a heater to melt the solder, so as to pair each die and lid. After pumping the chamber, the patterned thin-film getters are activated and then the lids are bonded simultaneously to the device wafer. Finally the device wafer is diced into individual chips. The measured pressure of the package is less than 0.5 Pa which is sufficient for obtaining high thermal isolation. In this technique, only the good dies in a wafer are packaged in chip scale simultaneously. Thus, a reduction in the size and cost of the package has been achieved.


TRANSDUCERS 2007 - 2007 International Solid-State Sensors, Actuators and Microsystems Conference | 2007

An Rfmems Switched Capacitor Array for a Tunable Band Pass Filter

Sangseok Lee; H. Uchida; Shinnosuke Soda; Tamotsu Nishino; Hiromoto Inoue; Shinichi Izuo; Yukihisa Yoshida; Moriyasu Miyazaki

In this paper, we present an RFMEMS switched capacitor array, which is proposed as a RF component to achieve various kinds of tunable RF filters. Our RFMEMS switched capacitor array consists of RFMEMS direct contact switches and metal-insulator-metal capacitors. In order to obtain reliable capacitors, the metal sacrificial layer for the RFMEMS switch fabrication is also applied to the capacitor implementation. We have achieved a C- to Ku-band tunable band pass filter by using the RFMEMS switched capacitor array. The capacitance of capacitor is designed corresponding to each tuning state of the band pass filter, which is selected by the RFMEMS switch operation. The insertion losses of the band pass filter were 7.1dB, 4.9 dB and 6.2 dB at 8 GHz, 12 GHz and 16 GHz, respectively.


Infrared Technology and Applications XXX | 2004

Pixel scaling for SOI-diode uncooled infrared focal plane arrays

Yasuhiro Kosasayama; Takaki Sugino; Yoshiyuki Nakaki; Yoshio Fujii; Hiromoto Inoue; Hirofumi Yagi; Hisatoshi Hata; Masashi Ueno; Munehisa Takeda; Masafumi Kimata

Pixel scaling for SOI diode uncooled infrared focal plane arrays (IRFPAs) was investigated in order to achieve the realization of small size and low cost IRFPAs. Since the SOI diode pixel has two different layers -- one for the temperature sensor and the thermal isolation structure, and the other for the infrared absorption structure -- each layer can be independently designed. Hence, a high fill factor can be maintained when reducing pixel size without changing the basic structure of the pixel, which is advantageous in reducing the pixel size. In order to verify this, the authors have developed an SOI diode IRFPA with the pixel size of 28 μm x 28 μm which is 49% of the previous pixel size (40 μm x 40 μm) and achieved a noise equivalent temperature difference (NETD) of 87 mK. In order to further reduce the pixel size and to improve device sensitivity, we propose a new pixel structure. In this structure, a reflector is fabricated between the infrared absorption structure and support legs. Therefore, the infrared rays which are incident on the support legs, which do not sufficiently function as a reflector, can be used effectively. A new pixel structure with a pixel size of 25 μm x 25 μm was fabricated and realized the thermal conductance of 1.0 x 10-8 W/K and the infrared absorption structure was then verified for its effectiveness.


ieee sensors | 2006

160×120 Uncooled IRFPA for Small JR Camera

Toshiki Seto; Keisuke Kama; Masafumi Kimata; Munehisa Takeda; Hisatoshi Hata; Yoshiyuki Nakaki; Hiromoto Inoue; Yasuhiro Kosasayama; Yasuaki Ohta; Hiroshi Fukumoto

We have developed a 160 times 120 SOI (silicon on insulator) diode uncooled IRFPA (Infrared Focal Plane Array) with 25 mum pixel pitch for a small IR camera. The IRFPA has a highly responsive pixel structure and is packaged in a chip scale vacuum package (CSVP) in order to reduce the package size. The size of the package is 14.5(L) times 13.5(W) times 1.2(H) mm. An infrared image of less than 60 mK in NETD (Noise Equivalent Temperature Difference) with f/1.0 optics has been obtained by the developed IRFPA.


Archive | 2008

VARIABLE DEVICE CIRCUIT AND METHOD FOR MANUFACTURING THE SAME

Sang-Seok Lee; Yukihisa Yoshida; Tamotsu Nishino; Hiromoto Inoue; Shinnosuke Soda; Moriyasu Miyazaki


Archive | 2004

Thermal infrared sensor element and thermal type infrared sensor array

Yoshio Fujii; Hisatoshi Hata; Hiromoto Inoue; Yoshiyuki Nakagi; 義幸 中木; 博元 井上; 久敏 秦; 善夫 藤井


Archive | 2004

Vacuum package sensor element, wafer level vacuum package, and manufacturing method thereof

Hiroshi Fukumoto; Hisatoshi Hata; Hiromoto Inoue; Yoshiyuki Nakagi; 義幸 中木; 博元 井上; 宏 福本; 久敏 秦


Archive | 2011

Flow rate detection device

Taiki Nakanishi; Hiromoto Inoue; Yoshitatsu Kawama


Archive | 2006

Vacuum package and method of manufacturing same

Hiroshi Fukumoto; Hisatoshi Hata; Hiromoto Inoue; 博元 井上; 宏 福本; 久敏 秦

Collaboration


Dive into the Hiromoto Inoue's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge