Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Hyeon Hwang is active.

Publication


Featured researches published by Hyeon Hwang.


electronic components and technology conference | 2007

Laser Dicing and Subsequent Die Strength Enhancement Technologies for Ultra-thin Wafer

Jianhua Li; Hyeon Hwang; Eun-Chul Ahn; Qiang Chen; Pyoung-Wan Kim; Teak-Hoon Lee; Myeongkee Chung; Tae-Gyeong Chung

Current mechanical wafer dicing process adopting diamond grit shows advantages of low cost and high productivity. However, mechanical process for ultra-thin wafers would induce residual stress or mechanical damage, which can lead to wafer broken and die cracking. With the development of laser technology, laser precision micromachining has been employed for thin semiconductor wafer singulation, which shows advantages of no chipping, small kerf width, and high throughput over mechanical blade dicing. However, thermal damage to the chip induced by laser ablation results in die strength degradation. For ultra thin chip, low die strength tends to induce die crack in packaging process. Thus, thermal damage to the chip needs to be studied. In this study, first we made a comparison between mechanical blade sawing and laser ablation processes. Die strength and microstructure changes were studied by means of bending test and transmission electron microscope (TEM) analysis, respectively. Die strength results showed that the die strength obtained by laser dicing was far lower than that obtained by blade sawing. TEM analysis demonstrated that formation of microcracks and porosities in laser diced face, caused the die strength degradation. In addition, significant deviation between frontside and backside die strength was found in the laser micromachinned dies. The reason for this deviation was clarified as the defects density difference existing in top and bottom layer of the chip sidewalk Experiments results showed that the die strength obtained by laser dicing can not meet the demand of the packaging process. It tends to crack or fracture in the die attach or wire bonding process. Thus, it is essential to improve the die strength. Thus, in this investigation, etching processes including wet-etch and dry-etch were attempted to recover the die strength by removing the chip side wall damage. SEM and TEM images indicated that, before etching, the laser diced side walls were with rough surfaces, voids and microcracks. After etching, the surfaces got smooth and most of the voids and microcracks were removed. Chip strength measurement also verified the partial die strength recovery after etching process.


Soldering & Surface Mount Technology | 2003

Pb‐free solder bumping for flip chip package by electroplating

Hyeon Hwang; Soon-Min Hong; Jae-Pil Jung; Choon-Sik Kang

Sn‐Pb and Sn‐Ag bumps (130 μm diameter, 250 μm pitch) made using an electroplating process were studied. As a preliminary experiment, the effects of current density and plating time on the Sn‐Pb and Sn‐Ag deposits were investigated. The morphology and composition of the plated surface were examined using scanning electron microscopy. The shape and thickness of the solder bumps were also compared. Bump shear testing was performed to measure the adhesion strength between the solder bumps and the under bump metallurgy. In electroplating, the Sn‐Ag plating thickness was proportional to the current density, while plated Sn‐Pb thickness saturated above the limiting current density. The optimal conditions for solder bump fabrication were found at 6 A/dm2 for 3 h in the case of Sn‐Pb bump plating and 6 A/dm2 for 1 h for the Sn‐Ag bump plating. The bump shear strength for Sn‐Ag was found to be higher than that of Sn‐Pb.


Archive | 2005

Method of forming a thin wafer stack for a wafer level package

Hyeon Hwang; Ki-Kwon Jeong


Archive | 2004

Wafer level chip stack method

Hyeon Hwang; Dong-Kuk Kim; Ki-Kwon Jeong


Archive | 2008

PACKAGE-ON-PACKAGE AND METHOD OF FABRICATING THE SAME

Hyeon Hwang


Archive | 2008

MULTI-CHIP PACKAGE AND METHOD OF MANUFACTURING THE MULTI-CHIP PACKAGE

Min-Ho O; Eun-Chul Ahn; Jong-ho Lee; Pyoung-Wan Kim; Hyeon Hwang; Teak-Hoon Lee


Archive | 2014

REWORKING APPARATUS FOR DISPLAY MODULE AND REWORKING METHOD FOR DISPLAY MODULE USING THE SAME

Jong Hwan Cho; Hyeon Hwang


Archive | 2005

Die attaching method of semiconductor chip using warpage prevention material

Ki-Kwon Jeong; Hyeon Hwang


Archive | 2005

Method for manufacturing semiconductor wafer

Ki-Kwon Jeong; Hyeon Hwang


Archive | 2003

Method of fabricating semiconductor device to prevent wafer warpage using adhesive layer

Hyeon Hwang; Pyoung Wan Kim; Tae Sung Yoon

Collaboration


Dive into the Hyeon Hwang's collaboration.

Top Co-Authors

Avatar

Choon-Sik Kang

Seoul National University

View shared research outputs
Top Co-Authors

Avatar

Jae-Pil Jung

Seoul National University

View shared research outputs
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge