Is this you? Create Your Porfile
Avatar

James B. Keller

Hewlett-Packard

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where James B. Keller is active.

Explore More

Publication

Featured researches published by James B. Keller.

Archive | 1998

Method and apparatus for optimizing the performance of LDxL and STxC interlock instructions in the context of a write invalidate protocol

Rahul Razdan; David Arthur James Webb; James B. Keller; Derrick R. Meyer; Daniel L. Leibholz

Archive | 1998

Data cache having store queue bypass for out-of-order instruction execution and method for same

David Arthur James Webb; James B. Keller; Derrick R. Meyer

Archive | 1987

Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles

Robert E. Stewart; Barry J. Flahive; James B. Keller

Archive | 1990

Method of controlling a shared memory bus in a multiprocessor system for preventing bus collisions and for ensuring a full bus

Raj Ramanujan; James B. Keller; Jay C. Stickney; Steven Ho; Paul J. Lemmon

Archive | 1998

Method and apparatus for developing multiprocessor cache control protocols by presenting a clean victim signal to an external system

Rahul Razdan; James B. Keller; Richard E. Kessler

Archive | 1986

Apparatus and method for responding to an aborted signal exchange between subsystems in a data processing system

Robert E. Stewart; Paul J. Natusch; Eugene L. Yu; James B. Keller

Archive | 2005

High speed bus system that incorporates uni-directional point-to-point buses

Raj Ramanujan; James B. Keller; William A. Samaras; John DeRosa; Robert E. Stewart

Archive | 1998

Method and apparatus for minimizing dcache index match aliasing using hashing in synonym/subset processing

Rahul Razdan; Richard E. Kessler; James B. Keller

Archive | 1997

Independent victim data buffer and probe buffer release control utilzing control flag

Stephen R. Van Doren; Simon C. Steely; Robert E. Stewart; James B. Keller

Archive | 1998

Method and apparatus for developing multiprocessor cache control protocols using a memory management system generating atomic probe commands and system data control response commands

Rahul Razdan; James B. Keller; Richard E. Kessler

Explore More

Collaboration

Dive into the James B. Keller's collaboration.

Top Co-Authors
Avatar

Rahul Razdan

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Richard E. Kessler

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

David Arthur James Webb

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Derrick R. Meyer

Advanced Micro Devices

View shared research outputs
Top Co-Authors
Avatar

Robert E. Stewart

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Raj Ramanujan

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Simon C. Steely

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Stephen R. Van Doren

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

John DeRosa

Hewlett-Packard

View shared research outputs
Top Co-Authors
Avatar

Paul J. Lemmon

Hewlett-Packard

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge