Is this you? Create Your Porfile
Avatar

Joel Hatsch

Infineon Technologies

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Joel Hatsch is active.

Explore More

Publication

Featured researches published by Joel Hatsch.

Archive | 2001

Method for optimizing a cell layout using parameterizable cells and cell configuration data

Joel Hatsch; Winfried Kamp; Ronald Künemund; Eva Lackerschmid; Heinz Söldner

Archive | 2012

Identification Circuit and Method for Generating an Identification Bit

Peter Huber; Winfried Kamp; Joel Hatsch; Michel D'argouges; Siegmar Koeppe; Thomas Kuenemund

Archive | 2004

Content addressable memory cell

Joel Hatsch; Winfried Kamp; Thomas Künemund; Holger Sedlak; Heinz Söldner

Archive | 2002

Carry-ripple adder

Joel Hatsch; Winfried Kamp; Siegmar Köppe; Ronald Kunemund; Eva Lackerschmid; Heinz Söldner

Archive | 2002

Method of optimizing integrated circuits, apparatus for designing semiconductors, and program object for designing integrated circuits

Joel Hatsch; Winfried Kamp; Ronald Kunemund; Eva Lackerschmid; Heinz Söldner

Archive | 2003

Carry-ripple Addierer

Joel Hatsch; Winfried Kamp; Siegmar Köppe; Ronald Künemund; Eva Lackerschmid; Heinz Söldner

Archive | 2001

Carry-ripple adder has inputs for input bits of same value and carry-over inputs and sum output and carry-over outputs

Joel Hatsch; Ronald Kuenemund; Winfried Kamp; Eva Lackerschmid; Heinz Soeldner; Siegmar Koeppe

Archive | 2003

Carry-ripple adder for addition of bits of similar value has 3 inputs for input bits to be summated, carry inputs for carry bits, output for calculated sum bit and carry outputs for carry bits

Marc Bernhardt; Joel Hatsch; Winfried Kamp; Siegmar Köppe

Archive | 2000

Integrated circuit cell layout optimisation method has initial cell layout automatically modified after optimisation of component dimensions

Joel Hatsch; Winfried Kamp; Ronald Kuenemund; Eva Lackerschmid; Heinz Soeldner

Archive | 2011

MEMORY RELIABILITY VERIFICATION TECHNIQUES

Peter Huber; Joel Hatsch; Karl Hofmann; Siegmar Koeppe

Explore More

Collaboration

Dive into the Joel Hatsch's collaboration.

Top Co-Authors
Avatar

Winfried Kamp

Siemens

View shared research outputs
Top Co-Authors
Avatar

Eva Lackerschmid

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Heinz Söldner

Siemens

View shared research outputs
Top Co-Authors
Avatar

Siegmar Köppe

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Siegmar Koeppe

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Peter Huber

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Heinz Soeldner

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Ronald Kuenemund

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Ronald Kunemund

Siemens

View shared research outputs
Top Co-Authors
Avatar

Thomas Kuenemund

Infineon Technologies

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge