Juan J. Becerra

The behavior of digital circuits under substrate noise in a mixed-signal smart-power environment

The behavior of digital circuits in a noisy environment in mixed-signal smart-power systems is described in this paper. Several models and mechanisms explaining the process in which substrate noise affects on-chip digital circuits as well as the noise immunity behavior of digital circuits are presented and discussed. The models and mechanisms are demonstrated by simulations and by extensive test chip-based experimental data.

Substrate coupling in digital circuits in mixed-signal smart-power systems

This paper describes theoretical and experimental data characterizing the sensitivity of nMOS and CMOS digital circuits to substrate coupling in mixed-signal, smart-power systems. The work presented here focuses on the noise effects created by high-power analog circuits and affecting sensitive digital circuits on the same integrated circuit. The sources and mechanism of the noise behavior of such digital circuits are identified and analyzed. The results are obtained primarily from a set of dedicated test circuits specifically designed, fabricated, and evaluated for this work. The conclusions drawn from the theoretical and experimental analyses are used to develop physical and circuit design techniques to mitigate the substrate noise problems. These results provide insight into the noise immunity of digital circuits with respect to substrate coupling.

Noise immunity of digital circuits in mixed-signal smart power systems

Experimental data describing circuit and physical design issues that influence the noise immunity of digital latches in mixed-signal smart power circuits are described and discussed. The principal result of this paper is the characterization of the conditions under which substrate noise generated by high power analog circuitry affects digital latches. The experimental data characterize a variety of different noise mitigation techniques for the particular process technology circuit structures, signal/clocking interdependencies, and related conditions.

A universal CMOS voltage interface circuit

A CMOS interface circuit to transfer a digital signal between two circuits of different supply voltages is described. The interface can be used, for example, between 3 volt and 5 volt or higher voltage families. The principal characteristics of the interface circuit are: no static power dissipation, high speed, and high speed buffering.

Analog Design Issues in Digital VLSI Circuits and Systems

Circuit Analysis and Simulation. Selection of Voltage Thresholds for Delay Measurement V. Chandramouli, K.A. Sakallah. Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load V. Adler, E.G. Friedman. Mixed Analog Digital Simulation of Integrated Circuits with BRASIL U. Bretthauer, E.-H. Horneber. Ramp Input Response of RC Tree Networks E.G. Friedman, J.H. Mulligan, Jr. Novel Circuit Design Techniques. A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC I.E. Ungan, M. Askar. Design and Evaluation of Adiabatic Arithmetic Units M.C. Knapp, et al. Filter Design Using a New Field-Programmable Analog Array (FPAA) H. Kutuk, S. Kang. Robust Design. CMOS PLL Design in a Digital Chip Environment D.A. Ramey. di/dt Noise in CMOS Integrated Circuits P. Larsson. Latin Hypercube Sampling Monte Carlo Estimation of Average Quality Index for Integrated Circuits M. Keramat, R. Kielbasa. Analysis of Metastable Operation in a CMOS Dynamic D-Latch J. Juan- Chico, et al.