Marijan Jurgo
Vilnius Gediminas Technical University
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Marijan Jurgo.
Journal of Electrical Engineering-elektrotechnicky Casopis | 2016
Marijan Jurgo; R. Navickas
Abstract In this paper design and simulation of a 4.3 - 5.4 GHz LC digitally controlled oscillator (LC DCO) in IBM 7RF 0.18 μm CMOS technology are presented. Wide gigahertz tuning range is achieved by using two LC DCOs, sharing same structure. DCO is made of one NMOS negative impedance transistor pair and LC tank, which consists of high quality inductor and two switched capacitor arrays for coarse and fine frequency tuning. Coarse and fine tuning switched capacitor arrays are controlled using 6-bit and 3-bit binary words. To increase available frequency values, frequency divider is used. Structure of frequency divider is based on extended-true-single-phase-clock flip-flops. Divider is made of eight divide-by-2 cells connected in daisy chain, thus division values from 2 to 256 are available. Wide tuning range and high division values allows using such DCO with frequency divider in multi-standart transceivers. Whole device is supplied from a single 1.8 V voltage source. At highest frequency proposed device draws 90 mA current including all buffers. Phase noise is −116.4 dBc/Hz at 1 MHz offset from 5.44 GHz carrier. Designed dual DCO and frequency divider occupies about 0.4mm×0.5mm of chip space and whole chip, including pads, occupies 1.5mm × 1.5mm area of silicon.
Mokslas - Lietuvos Ateitis | 2013
Marijan Jurgo
The paper reviews working principles of phase-locked loop and drawbacks of classical PLL structure in nanometric technologies. It is proposed to replace the classical structure by all-digital phase-locked loop structure. Authors described the main blocks of all-digital phase-locked loop (time to digital converter and digitally controlled oscillator) and overviewed the quantization noise arising in these blocks as well as its minimization strategies. The calculated inverter delay in 65 nm CMOS technology was from 8.64 to 27.71 ps and time to digital converter quantization noise was from −104.33 to −82.17 dBc/Hz, with tres = 8.64–27.71 ps, TSVG = 143–333 ps, FREF = 20–60 MHz.
Elektronika Ir Elektrotechnika | 2013
Karolis Kiela; Marijan Jurgo; R. Navickas
Mokslas - Lietuvos Ateitis | 2016
Karolis Kiela; Marijan Jurgo; Leonid Kladovščikov
Mokslas - Lietuvos Ateitis | 2018
Marijan Jurgo; R. Navickas
Przegląd Elektrotechniczny | 2017
Karolis Kiela; Marijan Jurgo; R. Navickas
Mokslas - Lietuvos Ateitis | 2017
Marijan Jurgo; R. Navickas
Informacije Midem-journal of Microelectronics Electronic Components and Materials | 2017
Marijan Jurgo; R. Navickas
2017 5th IEEE Workshop on Advances in Information, Electronic and Electrical Engineering (AIEEE) | 2017
Marijan Jurgo; R. Navickas
Mokslas - Lietuvos Ateitis | 2016
Marijan Jurgo; R. Navickas