Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Qwan Ho Chung is active.

Publication


Featured researches published by Qwan Ho Chung.


electronic components and technology conference | 2008

Reliability issues on the high speed DRAM flip-chip package using gold stud bump, lead free solder, and underfill

Woong Sun Lee; Myoung Geun Park; Il Whan Cho; Sung-Chul Kim; Ki Young Kim; Qwan Ho Chung; Kwang Yoo Byun

In this study, flip-chip packaging method was using gold stud bump on chip side and SnAgCu, lead free solder pad on organic substrate. Also capillary underfill enhanced the mechanical properties of gold-solder bump joint. This method was set up to the mass production of the high speed DRAM (Dynamic Random Access Memory) flip-chip package. This kind of gold stud flip-chip package has some weak points on mass production and package reliability. To discover the weak point on mass production and reliability of package, the microstructure of the flip-chip gold-stud and solder bump joints were studied. Gold-tin intermetallics were formed on whole bump joint body after flip-chip packaged as many researchers reported. The delta, epsiv, and eta-gold-tin intermetallic compounds formed sequentially from the gold stud bump. Reflow, high temperature and high humidity (85degC/85%), and pressure cooker test (PCT) method were used to study the reliability of this gold stud and solder flip-chip package. From this reliability test, the coverage of solder to the gold bump was very important point of the reliability issue. In flip-chip bonding process, the variations of bonding parameter affected the length of the gold stud and solder joint. In case of the solder covered the whole gold bump body, this package was failed perfectly in PCT test. From the warpage data of the package after reliability tested and through the stress analysis, the gold-solder intermetallic and humidity made the crack initiator in the root area of gold stud bump. Thermal simulation was performed to prevent this solder coverage over the whole body of gold stud bumps. Also, combinations of underfill and solder resist material on the substrate affected the PCT test results. We chosen 3 types of underfill from A company and 4 types of solder resist material from B company. 2 mm by 2 mm silicon nitride test coupon attached with various underfill on substrate processed with various solder resist material. Those test vehicles were tested with shear test after 240 hrs PCT. Underfill and solder resist material had a common base polymer, epoxy but test results showed different results from different combinations. Substrate makers chosen solder resist materials which had good development characteristics in their patterning process because the flip-chip package had very complicated input/outputs on its surface. But it is very important to consider the compatibilities of processing and reliability aspects between underfill and solder resist.


Archive | 2008

Stacked semiconductor package and method for fabricating the same

Woong Sun Lee; Qwan Ho Chung


Archive | 2009

STACK PACKAGE THAT PREVENTS WARPING AND CRACKING OF A WAFER AND SEMICONDUCTOR CHIP AND METHOD FOR MANUFACTURING THE SAME

Qwan Ho Chung


Archive | 2010

Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same

Qwan Ho Chung


Archive | 2010

Semiconductor device and semiconductor package having the same

Yeo Song Yun; Kyoung Sook Park; Qwan Ho Chung


Archive | 2012

SEMICONDUCTOR PACKAGE FOR DISCHARGING HEAT AND METHOD FOR FABRICATING THE SAME

Qwan Ho Chung


Archive | 2008

Substrate for high speed semiconductor package and semiconductor package having the same

Woong Sun Lee; Qwan Ho Chung; Il Hwan Cho; Sang Joon Lim; Jong Woo Yoo; Jin Ho Bae; Seung Hyun Lee


Archive | 2012

EMBEDDED PACKAGES AND METHODS OF MANUFACTURING THE SAME

Si Han Kim; Qwan Ho Chung; Seung Jee Kim; Jong Hyun Nam; Sang Yong Lee


Archive | 2010

SEMICONDUCTOR PACKAGE WITH IMPROVED SIZE, RELIABILITY, WARPAGE PREVENTION, AND HEAT DISSIPATION AND METHOD FOR MANUFACTURING THE SAME

Qwan Ho Chung


Archive | 2013

EMBEDDED PACKAGES, METHODS OF FABRICATING THE SAME, ELECTRONIC SYSTEMS INCLUDING THE SAME, AND MEMORY CARDS INCLUDING THE SAME

Sang Yong Lee; Qwan Ho Chung; Seung Jee Kim; Jong Hyun Nam; Si Han Kim

Collaboration


Dive into the Qwan Ho Chung's collaboration.

Researchain Logo
Decentralizing Knowledge