Robert F. Hartmann
Altera
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Robert F. Hartmann.
Archive | 1994
Robert F. Hartmann
Various acronyms are used to describe programmable logic, such as FPGA, GAL, PAL, EPLD, FPLA. Several of these acronyms have come to imply a particular architecture. EPLD, for example, is usually identified with array-based (AND-OR) programmable logic. This structure is particularly well-suited for implementing wide fan-in logic functions. These array-based structures were popularized in several families of bipolar, fuse-programmable logic devices but most particularly the PAL [Birkner 1978] which was introduced by MMI (Monolithic Memories, Inc. which was later acquired by Advanced Micro Devices.)
Archive | 1984
Robert F. Hartmann; Sau-Ching Wong; Yiu-Fai Chan; Jung-Hsing Ou
Archive | 1988
Sau-Ching Wong; Hock-Chuen So; Stanley John Kopec; Robert F. Hartmann
Archive | 1985
Robert F. Hartmann; Yiu-Fai Chan; Robert J. Frankovich; Jung-Hsing Ou; Hock Chuen So; Sau-Ching Wong
Archive | 1989
Sau-Ching Wong; Hock-Chuen So; Stanley John Kopec; Robert F. Hartmann
Archive | 1988
Stanley John Kopec; Yiu-Fai Chan; Robert F. Hartmann
Archive | 1985
Robert F. Hartmann; Yiu-Fai Chan; Robert J. Frankovich; Jung-Hsing Ou
Archive | 1989
Sau-Ching Wong; Hock-Chuen So; Stanley John Kopec; Robert F. Hartmann
Archive | 1989
Sau-Ching Wong; Hock-Chuen So; Stanley John Kopec; Robert F. Hartmann
Archive | 1989
Stanley John Kopec; Yiu-Fai Chan; Robert F. Hartmann