S. De Gendt
Panasonic
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by S. De Gendt.
4th SiGe, Ge, and Related Compounds: Materials, Processing and Devices Symposium - 218th ECS Meeting | 2010
Anne S. Verhulst; William G. Vandenberghe; Daniele Leonelli; Rita Rooyackers; Anne Vandooren; Geoffrey Pourtois; S. De Gendt; Marc Heyns; Guido Groeseneken
Introduction Promising successors of metal-oxide-semiconductor fieldeffect transistors (MOSFETs) have a sub-60 mV/dec subthreshold swing. The tunnel FET (TFET) is therefore a potential candidate to break through the 1 V supply voltage plateau inhibiting the power scaling of conventional MOSFETs [1-6]. However, due to the injection of carriers into the channel via band-to-band tunneling, design optimization is needed to guarantee sufficient on-current at low voltages for silicon-based TFETs.
Extended Abstracts of International Workshop on Gate Insulator (IEEE Cat. No.03EX765) | 2003
V.S. Kaushik; E. Rohr; S. De Gendt; Annelies Delabie; S. Van Elshocht; Martine Claes; Xiaoping Shi; Yasuhiro Shimamoto; L.-A. Ragnarsson; T. Witters; Y. Manabe; M. Heyns
In this paper, we report on the interactions between HfO/sub 2/ and poly-Si with varying HfO/sub 2/ films. The impact HfO/sub 2/ interaction on important parameters such as gate leakage, yield, flatband voltage and mobility were discussed.
Proceedings of the 218th ECS Meeting | 2010
Geoffrey Pourtois; Kiroubanand Sankaran; Iuliana Radu; Robin Degraeve; M. B. Zahid; S. Van Elshocht; Christoph Adelmann; S. De Gendt; Marc Heyns; Dirk Wouters; Jorge Kittl; M. Jurczak; Gian-Marco Rignanese; Jan Van Houdt
The microelectronic industry has devoted significant efforts to investigate alternative high dielectric constant oxides (high-κ) in order to sustain the reduction of the dimensions for the next technology nodes for high metaloxide semiconductors field effect transistors (MOSFET) performance [1-3]. The core of the problem consists of physically scaling the insulating dielectric without increasing the gate leakage current. While hafnium based dielectrics have been recognized as key materials for future application in MOSFET technological nodes, the requirements of Non-Volatile Memory (NVM) based devices have not been met yet.
210th ECS Meeting | 2006
Sven Van Elshocht; An Hardy; S. De Gendt; Christophe Adelmann; Peter Baumann; David P. Brunco; Matty Caymax; Thierry Conard; Pietro Delugas; P. Lehnen; Olivier Richard; Erika Rohr; Denis Shamiryan; Rita Vos; Thomas Witters; Paul Zimmerman; Marlies K. Van Bael; Jules Mullens; Marc Meuris; Marc Heyns
S. Van Elshocht, A. Hardy, S. De Gendt, C. Adelmann, D. Brunco, M. Caymax, T. Conard, P. Delugas, P. Lehnen, D. Shamiryan, R. Vos, T. Witters, P. Zimmerman, M. Meuris, and M. Heyns 1 IMEC vzw, Kapeldreef 75, B-3001 Heverlee, Belgium 2 University of Hasselt, Inorganic and Phys. Chemistry, Agoralaan, gebouw D B-3590 Diepenbeek, Belgium 3 University of Leuven, Department of Chemistry, Celestijnenlaan 200F, B-3001 Heverlee, Belgium 4 AIXTRON, Kackertstr. 15-17, Aachen, Germany
Materials research bulletin. - New York, N.Y. | 2012
An Hardy; S. Van Elshocht; C. De Dobbelaere; Joke Hadermann; Geoffrey Pourtois; S. De Gendt; V. V. Afanas'ev; M. K. Van Bael
Abstract Ultrathin bismuth titanate films (Bi 2 Ti 2 O 7 , 5–25xa0nm) are deposited onto SiO 2 /Si substrates by aqueous chemical solution deposition and their evolution during annealing is studied. The films crystallize into a preferentially oriented, pure pyrochlore phase between 500 and 700xa0°C, depending on the film thickness and the total thermal budget. Crystallization causes a strong increase of surface roughness compared to amorphous films. An increase of the interfacial layer thickness is observed after anneal at 600xa0°C, together with intermixing of bismuth with the substrate as shown by TEM-EDX. The band gap was determined to be ∼3xa0eV from photoconductivity measurements and high dielectric constants between 30 and 130 were determined from capacitance voltage measurements, depending on the processing conditions.
Microelectronic Engineering | 2005
Kazuhiko Yamamoto; S. Kubicek; A. Rothschild; R. Mitsuhashi; W. Deweerd; A. Veloso; M. Jurczak; S. Biesemans; S. De Gendt; S. Wickramanayaka; Shigenori Hayashi; Masaaki Niwa
Microelectronic Engineering | 2005
R. Mitsuhashi; Kazuhiko Yamamoto; Shigenori Hayashi; A. Rothschild; S. Kubicek; A. Veloso; S. Van Elshocht; M. Jurczak; S. De Gendt; S. Biesemans; Masaaki Niwa
Meeting Abstracts | 2009
Anne S. Verhulst; William G. Vandenberghe; Daniele Leonelli; Rita Rooyackers; Anne Vandooren; S. De Gendt; Marc Heyns; Guido Groeseneken
214th ECS Meeting | 2008
Laura Nyns; Annelies Delabie; Matty Caymax; Marc Heyns; S. Van Elshocht; Chris Vinckier; S. De Gendt
International symposium on advanced gate stack, source/frain and channel engineering for Si-based CMOS | 2005
S. De Gendt; D.P. Brunco; Matty Caymax; Thierry Conard; L. Date; Annelies Delabie; W. Deweerd; G. Groeseneken; M. Housaa; Sangjin Hyun; V. Kaushik; S. Kubicek; J. W. Maes; L. Pantisano; Lars-Ake Ragnarsson; E. Rohr; T. Schram; Yasuhiro Shimamoto; Erik Sleeckx; Wilfried Vandervorst; S. Van Elshocht; Kazuhiko Yamamoto; T. Winers; C Zhao; Paul Zimmerman; M. Heyns