Is this you? Create Your Porfile
Avatar

Sachse Jens-Uwe

Infineon Technologies

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Sachse Jens-Uwe is active.

Explore More

Publication

Featured researches published by Sachse Jens-Uwe.

Archive | 2005

METHOD FOR OPERATION OF ELECTRICALLY WRITABLE AND ERASABLE MEMORY CELL AND STORAGE DEVICE FOR ELECTRICAL MEMORY

Deppe Joachim; Isler Mark; Ludwig Christoph; Sachse Jens-Uwe; Fischer Jan-Malte; Mikalo Ricardo Pablo

Archive | 2002

Verfahren zur Minimierung der Wolframoxidausdampfung bei der selektiven Seitenwandoxidation von Wolfram-Silizium-Gates

Frigge Steffen; Kegel Wilhelm; Sachse Jens-Uwe; Stadtmueller Michael; Hayn Regina; Roters Georg; Schoer Erwin; Storbeck Olaf

Archive | 2002

Verfahren zur Herstellung eines Halbleiterspeichers mit Charge-Trapping-Speicherzellen

Sachse Jens-Uwe; Deppe Joachim; Mikalo Ricardo; Krause Mathias; Richter Ralf; Ludwig Christoph; Kleint Christoph

Archive | 2006

Charge-Trapping-Speicherbauelement

Kleint Christoph Andreas; Schley Jan-Malte; Schroer Erwin; Sachse Jens-Uwe; Wein Guenther; Mikalo Ricardo Pablo; Isler Mark

Archive | 2006

Verfahren zur Herstellung von Charge-trapping-Speicherbauelementen

Wein Guenter; Ludwig Christoph; Schley Jan-Malte; Sachse Jens-Uwe; Deppe Joachim; Isler Mark; Krause Mathias; Machill Stefan

Archive | 2005

Memory cell with improved data retention has memory layer, at least one bounding layer that is thicker towards lateral edges of channel region than in central region of channel region

Fischer Jan-Malte; Sachse Jens-Uwe; Wein Guenter; Kleint Christoph; Deppe Joachim; Krause Mathias

Archive | 2005

Verfahren zur Herstellung von Ladungseinfang-Speicherbauelementen A process for the production of charge trapping memory devices,

Wein Günter; Ludwig Christoph; Jan-Malte Schley; Sachse Jens-Uwe; Deppe Joachim; Isler Mark; Mathias Krause; Stefan Machill

Archive | 2005

Charge-trapping memory cell especially SONOS- and NROM- storage cells, has memory layer sequence for charge-trapping with memory zone between confinement layers

Sachse Jens-Uwe; Mikalo Ricardo; Richter Ralf; Deppe Joachim; Fischer Jan-Malte; Kleint Christoph

Archive | 2005

Nichtflüchtige Halbleiterspeicher und Verfahren zur Herstellung solcher Speicher A non-volatile semiconductor memory and methods for preparing such memory

Deppe Joachim; Sachse Jens-Uwe; Andreas Dr. Kleint Christoph; Ludwig Christoph; Wein Günter; Mathias Krause

Archive | 2005

A process for the production of charge trapping memory devices

Wein Günter; Ludwig Christoph; Jan-Malte Schley; Sachse Jens-Uwe; Deppe Joachim; Isler Mark; Mathias Krause; Stefan Machill

Explore More

Collaboration

Dive into the Sachse Jens-Uwe's collaboration.

Top Co-Authors
Avatar

Deppe Joachim

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Ludwig Christoph

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Kleint Christoph

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Isler Mark

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Fischer Jan-Malte

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Krause Mathias

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Martini Torsten

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Mikalo Ricardo Pablo

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Mikalo Ricardo

Infineon Technologies

View shared research outputs
Top Co-Authors
Avatar

Morgenschweis Anja

Infineon Technologies

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge