Is this you? Create Your Porfile
Avatar

Sunil Savkar

Fujitsu

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Sunil Savkar is active.

Explore More

Publication

Featured researches published by Sunil Savkar.

ieee computer society international conference | 1995

Microarchitecture of HaL's CPU

Niteen A. Patkar; Akira Katsuno; Simon Li; Tak Maruyama; Sunil Savkar; Mike Simone; Gene Shen; Ravi Swami; Deforest W Tovey

The HaL PM1 CPU is the first implementation of the 64-bit SPARC Version 9 instruction set architecture. The processor utilizes superscalar instruction issue, register renaming, and a dataflow model of execution. Instructions can complete out-of-order and are later committed in order. The PM1 CPU maintains precise state. The processor has a higher level of reliability than is currently available in desktop computers for the commercial marketplace.

Archive | 1997

Method and apparatus for rotating active instructions in a parallel data processor

Sunil Savkar; Michael C. Shebanow; Gene W. Shen; Farnad Sajjadian

Archive | 1995

Superscalar processor with multiple register windows and speculative return address generation

Akira Katsuno; Sunil Savkar; Michael C. Shebanow

Archive | 1997

Method and apparatus for rapid computation of target addresses for relative control transfer instructions

Sunil Savkar

Archive | 1996

Programmable instruction trap system and method

Sunil Savkar; Gene W. Shen; Farnad Sajjadian; Michael C. Shebanow

Archive | 1995

Method for adjusting fetch program counter in response to the number of instructions fetched and issued

Akira Katsuno; Niteen A. Patkar; Sunil Savkar; Michael C. Shebanow

Archive | 2002

Coordinating the issue of instructions in a parallel instruction processing system

Farnad Sajjadian; Sunil Savkar; Michael C. Shebanow; Gene W. Shen

Archive | 2002

Verfahren zur Aktualisierung eines Aufrufprogrammzählers

Akira Katsuno; Niteen A. Patkar; Sunil Savkar; Michael C. Shebanow

Archive | 1996

Superskalarer Prozessor mit mehreren Registerblöcken und Erzeugung von spekulativen Antwortadressen A superscalar processor with multiple register blocks and generating speculative reply addresses

Akira Katsuno; Sunil Savkar; Michael C. Shebanow

Archive | 1996

Methods for updating fetch program counter

Akira Katsuno; Niteen A. Patkar; Sunil Savkar; Michael C. Shebanow

Explore More

Collaboration

Dive into the Sunil Savkar's collaboration.

Top Co-Authors
Avatar

Akira Katsuno

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Farnad Sajjadian

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Michael C. Shebanow

University of California

View shared research outputs
Top Co-Authors
Avatar

Niteen A. Patkar

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Michael C. Shebanow

University of California

View shared research outputs
Top Co-Authors
Avatar

Gene W. Shen

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Deforest W Tovey

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Ravi Swami

Fujitsu

View shared research outputs
Top Co-Authors
Avatar

Tak Maruyama

Fujitsu

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge