Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Thuan Vu is active.

Publication


Featured researches published by Thuan Vu.


european solid-state circuits conference | 2005

A precision high voltage wave-shaper for multi-Gbit source side injection MLC NOR flash memory

Hieu Van Tran; William John Saiki; Jack Edward Frayer; Thuan Vu; Anh Ly; Sang Thanh Nguyen; Hung Quoc Nguyen; Douglas Lee; Michael Stephen Briner

A precision high voltage wave-shaper is demonstrated in 0.18/spl mu/m 64-256Meg NOR SSI flash MLC memory chip to demonstrate feasibility of a /spl sim/8bit accuracy HV delivering system for 1.8V multi giga bit (>4 Gbit) density 4bits/cell multilevel memory. Dynamic adaptive HV bias scheme (DYAHV) and unique nested array driving loop shown for the first time in this work.


Archive | 2012

Low voltage, low power bandgap circuit

Hieu Van Tran; Anh Ly; Thuan Vu; Hung Quoc Nguyen


Archive | 2003

High voltage shunt regulator for flash memory

Hieu Van Tran; Thuan Vu; Susmita Karmakar


Archive | 2011

Fast voltage regulators for charge pumps

Hieu Van Tran; Sang Thanh Nguyen; Anh Ly; Hung Q. Nguyen; Wingfu Aaron Lau; Nasrin Jaffari; Thuan Vu; Vishal Sarin; Loc B. Hoang


Archive | 2010

Fast start charge pump for voltage regulators

Hieu Van Tran; Sang Thanh Nguyen; Anh Ly; Hung Q. Nguyen; Wingfu Aaron Lau; Nasrin Jaffari; Thuan Vu; Vishal Sarin; Loc B. Hoang


Archive | 2007

Flash memory array system including a top gate memory cell

Hieu Van Tran; Hung Quoc Nguyen; Anh Ly; Sheng-Hsiung Hsueh; Sang Thanh Nguyen; Loc B. Hoang; Steve Choi; Thuan Vu


Archive | 2010

Array Of Non-volatile Memory Cells Including Embedded Local And Global Reference Cells And System

Hieu Van Tran; Anh Ly; Hung Q. Nguyen; Thuan Vu


Archive | 2009

ARRAY AND PITCH OF NON-VOLATILE MEMORY CELLS

Hieu Van Tran; Anh Ly; Hung Q. Nguyen; Thuan Vu


Archive | 2007

Method for handling a defective top gate of a source-side injection flash memory array

Hieu Van Tran; Hung Quoc Nguyen; Anh Ly; Sheng-Hsiung Hsueh; Sang Thanh Nguyen; Loc B. Hoang; Steve Choi; Thuan Vu


Archive | 2005

Flash memory array having control/decode circuitry for disabling top gates of defective memory cells

Hieu Van Tran; Hung Quoc Nguyen; Anh Ly; Sheng-Hsiung Hsueh; Sang Thanh Nguyen; Loc B. Hoang; Steve Choi; Thuan Vu

Collaboration


Dive into the Thuan Vu's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar

Anh Ly

Microchip Technology

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge