Tiberiu Chelcea
Columbia University
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by Tiberiu Chelcea.
IEEE Transactions on Very Large Scale Integration Systems | 2000
Tiberiu Chelcea; Steven M. Nowick
This paper presents a low-latency FIFO design that interfaces subsystems on a chip working at different speeds. First, a single-clock domain design is introduced, which is then used as a basis for a mixed-clock version. Finally, the design is adapted to work between subsystems with very long interconnection delays. The designs can be made arbitrarily robust with regard to metastability and clock frequencies.
design automation conference | 2002
Tiberiu Chelcea; Steven M. Nowick
Several approaches have been proposed for the syntax-directed compilation of asynchronous circuits from high-level specification languages, such as Balsa and Tangram. Both compilers have been successfully used in large real-world applications; however, in practice, these methods suffer from significant performance overheads due to their reliance on straightforward syntax-directed translation.This paper introduces a powerful new set of transformations, and an extended channel-based language to support them, which can be used an optimizing back-end for Balsa. The transforms described in this paper fall into two categories: resynthesis and peephole. The proposed optimization techniques have been fully integrated into a comprehensive asynchronous CAD package, Balsa. Experimental results on several substantial design examples indicate significant performance improvements. supported by NSF ITR Award No. NSF-CCR-0086036 and NSF Award No. CCR-99-88241, and by a grant from the New York State Microelectronics Design Center.
international symposium on advanced research in asynchronous circuits and systems | 2000
Tiberiu Chelcea; Steven M. Nowick
This paper presents several new asynchronous FIFO designs. While most existing FIFOs trade higher throughput for higher latency, our goal is to achieve very low latency while maintaining good throughput. The designs are implemented as circular arrays of cells connected to common data buses. Data items are not moved around the array once they are enqueued. Each cells input and output behavior is dictated by the flow of two tokens around the ring: one that allows enqueuing data and one that allows dequeuing data. Two novel protocols are introduced with various degrees of parallelism, as well as four different implementations. The best simulation results, in 0.6 /spl mu/, have a latency of 1.73 ns and throughput of 454 MegaOperations/second for a 4-place FIFO.
IEEE Transactions on Very Large Scale Integration Systems | 2004
Tiberiu Chelcea; Steven M. Nowick
design automation conference | 2001
Tiberiu Chelcea; Steven M. Nowick
Archive | 2001
Tiberiu Chelcea; Steven M. Nowick
Archive | 2001
Tiberiu Chelcea; Steven M. Nowick
design, automation, and test in europe | 2002
Tiberiu Chelcea; Andrew Bardsley; Doug A. Edwards; Steven M. Nowick
Archive | 2001
Tiberiu Chelcea; Steven M. Nowick
Archive | 2004
Steven M. Nowick; Tiberiu Chelcea