Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Toshio Yamada is active.

Publication


Featured researches published by Toshio Yamada.


bipolar circuits and technology meeting | 1988

Advanced ECL with new active pull-down emitter-followers

Hiroyuki Itoh; Tatsuya Saitoh; Toshio Yamada; Masakazu Yamamoto; Akira Masaki

Approaches to high-speed and high-load driving capability of bipolar logic gates are discussed. Several circuits are investigated. It is shown that the Emitter Coupled Logic (ECL) with FET pull-down emitter-followers has a 3-5 times greater capability of driving capacitive loads than the conventional one. The performance improvement is drastically enhanced when applied to GaAs LSIs.<<ETX>>


Archive | 1995

Semiconductor integrated circuit device, and process and apparatus for manufacturing the same

Hirotaka Nishizawa; Tomoyoshi Miura; Ichirou Anjou; Masamichi Ishihara; Masahiro Yamamura; Sadao Morita; Takashi Araki; Kiyoshi Inoue; Toshio Sugano; Tetsuji Kohara; Toshio Yamada; Yasushi Sekine; Yoshiaki Anata; Masakatsu Goto; Norihiko Kasai; Shinobu Takeura; Mutsuo Tsukuda; Yasunori Yamaguchi; Jiro Sawada; Hidetoshi Iwai; Seiichiro Tsukui; Tadao Kaji; Noboru Shiozawa


Archive | 1990

Clock feeding circuit and clock wiring system

Masato Hamamoto; Toshio Yamada


Archive | 1989

Semiconductor device using MIS capacitor

Toshio Yamada; Tohru Kobayashi; Hirotaka Nishizawa; Hiroyuki Itoh; Tatsuya Saitoh


Archive | 1993

Apparatus for processing a sample using a charged beam and reactive gases

Yuuichi Hamamura; Satoshi Haraichi; Akira Shimase; Junzou Azuma; Fumikazu Itoh; Toshio Yamada; Yasuhiro Koizumi; Michinobu Mizumura


Archive | 1994

Semiconductor integrated circuit device with a plurality of logic circuits having active pull-down functions

Mitsuo Usami; Noboru Shiozawa; Toshio Yamada; Hiromasa Katoh; Kazuyoshi Satoh; Tohru Kobayashi; Tatsuya Kimura; Masato Hamamoto; Atsushi Shimizu; Kaoru Koyu


Archive | 1986

Lead arrangement for reducing voltage variation

Toshio Yamada; Hiroyuki Itho; Masayoshi Yagyu; Akira Masaki


Archive | 1989

High speed TTL buffer circuit which is resistive to the influence of alpha-rays

Mitsuo Usami; Noboru Shiozawa; Toshio Yamada; Hiromasa Katoh; Kazuyoshi Satoh; Tohru Kobayashi; Tatsuya Kimura; Masato Hamamoto; Atsushi Shimizu; Kaoru Koyu


Archive | 1990

Integrated logic circuit having plural input cells and flip-flop and output cells arranged in a cell block

Kazuo Tanaka; Masato Hamamoto; Toshio Yamada; Tohru Kobayashi; Hiromasa Katoh


Archive | 1987

Integrated logic circuit

Kazuo Tanaka; Masato Hamamoto; Toshio Yamada; Tohru Kobayashi; Hiromasa Katoh

Collaboration


Dive into the Toshio Yamada's collaboration.

Researchain Logo
Decentralizing Knowledge