William John Saiki
Microchip Technology
Network
Latest external collaboration on country level. Dive into details by clicking on the dots.
Publication
Featured researches published by William John Saiki.
european solid-state circuits conference | 2005
Hieu Van Tran; William John Saiki; Jack Edward Frayer; Thuan Vu; Anh Ly; Sang Thanh Nguyen; Hung Quoc Nguyen; Douglas Lee; Michael Stephen Briner
A precision high voltage wave-shaper is demonstrated in 0.18/spl mu/m 64-256Meg NOR SSI flash MLC memory chip to demonstrate feasibility of a /spl sim/8bit accuracy HV delivering system for 1.8V multi giga bit (>4 Gbit) density 4bits/cell multilevel memory. Dynamic adaptive HV bias scheme (DYAHV) and unique nested array driving loop shown for the first time in this work.
Archive | 2002
William John Saiki; Hieu Van Tran; Sakhawat M. Khan
Archive | 2002
Hieu Van Tran; Jack Edward Frayer; William John Saiki; Michael Stephen Briner
Archive | 2003
Hieu Van Tran; Sakhawat M. Khan; William John Saiki; George J. Korsh
Archive | 2001
Hieu Van Tran; William John Saiki; George J. Korsh; Sakhawat M. Khan
Archive | 2010
Hieu Van Tran; Anh Ly; Sang Thanh Nguyen; Vishal Sarin; Hung Q. Nguyen; William John Saiki; Loc B. Hoang
Archive | 2002
Hieu Van Tran; Jack Edward Frayer; William John Saiki; Michael Stephen Briner
Archive | 2008
Feng Gao; Changyuan Chen; Vishal Sarin; William John Saiki; Hieu Van Tran; Dana Lee
Archive | 2003
Hieu Van Tran; Sakhawat M. Khan; William John Saiki
Archive | 2002
Hieu Van Tran; William John Saiki; Jack Edward Frayer; Michael Stephen Briner
