Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Yasuo Kanetake is active.

Publication


Featured researches published by Yasuo Kanetake.


2017 IEEE International Workshop On Integrated Power Packaging (IWIPP) | 2017

A study on packaging design of SiC power module using near-field magnetic scanning techniques

Takaaki Ibuchi; Eisuke Masuda; Tsuyoshi Funaki; Hirotaka Otake; Tatsuya Miyazaki; Yasuo Kanetake; Takashi Nakamura

This report focuses the current distribution in a module identifiedwith magnetic near-field intensity for optimizing layout and packaging design of silicon carbide (SiC) power module. This measurement methodology can visualize the practical current distribution on a wiring pattern in a module and can estimate the effect of snubber capacitor in a DC-link of half-bridge to suppress the voltage overshoot and ringing oscillation.


international symposium on electromagnetic compatibility | 2017

A study on wiring pattern design for intelligent SiC power module with PEEC method

Eisuke Masuda; Takaaki Ibuchi; Tsuyoshi Funaki; Hirotaka Otake; Tatsuya Miyazaki; Yasuo Kanetake; Takashi Nakamura

The fast switching operation of wide-bandgap power semiconductor devices deteriorates the Electromagnetic interference (EMI) noise characteristics of a power converter. The parasitic inductance in a power module is one cause of noise generator. This paper calculates parasitic inductance in a wiring pattern of module with Partial Element Equivalent Circuit (PEEC) method, and evaluates the current distribution in a module by magnetic near-field intensity measurement to discuss the suitable wiring pattern design for intelligent silicon carbide (SiC) power module.


Archive | 1994

Surface mounting type polar electronic component

Yasuo Kanetake


Archive | 2004

Method of making solid electrolytic capacitor having oxidized anode wire

Yasuo Kanetake


Archive | 1994

Resin-packaged electronic component having bent lead terminals

Miki Hasegawa; Yasuo Kanetake


Archive | 1997

Method of mounting solid electrolytic capacitor onto printed circuit board, and assembly of the capacitor and the board

Tomohiro Tomiyasu; Yasuo Kanetake


Archive | 1996

Encapsulated solid electrolytic capacitors and method of producing same

Tomohiro Tomiyasu; Yasuo Kanetake


Archive | 1994

Package-type solid electrolytic capacitor

Yasuo Kanetake


Archive | 1997

Dry-electrolyte capacitor mounting method for printed circuit board

Tomohiro Tomiyasu; Yasuo Kanetake


Archive | 2016

MULTILAYERED STRUCTURE, CAPACITOR ELEMENT, AND FABRICATION METHOD OF THE CAPACITOR ELEMENT

Naoaki Tsurumi; Yasuo Kanetake

Collaboration


Dive into the Yasuo Kanetake's collaboration.

Researchain Logo
Decentralizing Knowledge