Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Akihiro Yoshitake is active.

Publication


Featured researches published by Akihiro Yoshitake.


asia and south pacific design automation conference | 2007

Design Methodology for 2.4GHz Dual-Core Microprocessor

Noriyuki Ito; Hiroaki Komatsu; Akira Kanuma; Akihiro Yoshitake; Yoshiyasu Tanamura; Hiroyuki Sugiyama; Ryoichi Yamashita; Kenichi Nabeya; Hironobu Yoshino; Hitoshi Yamanaka; Masahiro Yanagida; Yoshitomo Ozeki; Kinya Ishizaka; Takeshi Kono; Yutaka Isoda

This paper presents a design methodology that was applied to the design of a 2.4GHz dual-core SPARC64trade microprocessor with 90nm CMOS technology. It focuses on the newly adopted techniques, such as efficient data management in dual-core design, fast delay calculation of the noise-immune clock distribution circuit, enhanced signal integrity analysis of a large-scale custom macro design, and enhanced diagnosis capability using a logic BIST circuit.


Archive | 1989

Clock circuit having a clocked output buffer

Hideyuki Iino; Akihiro Yoshitake; Hidenori Hida


Archive | 1990

Microprocessor having a variable length instruction format

Akihiro Yoshitake; Toshiharu Ohshima


Archive | 1989

Direct memory access controller with expedited error control

Akihiro Yoshitake; Hideyuki Iino; Hidenori Hida


Archive | 1990

Data processor decoding and executing a train of instructions of variable length

Akihiro Yoshitake; Toshiharu Ohshima


Archive | 2004

Wiring diagram verifying method, program, and apparatus

Chikaaki Kodama; Akihiro Yoshitake


Archive | 1994

Data processor decoding and executing a train of instructions of variable length at increased speed

Akihiro Yoshitake; Toshiharu Ohshima


Archive | 1990

Microprocessor sequencer for controlling the decoding of varable length instructions

Akihiro Yoshitake; Toshiharu C; O Aoki Ohshima


Archive | 1990

System for checking undefined addressing prescribed for each instruction of variable length using tag information to determine addressing field decoded in present or preceding cycle

Akihiro Yoshitake; Toshiharu Ohashima


Archive | 2003

Wiring pattern verification method, program and device

Chikaaki Kodama; Akihiro Yoshitake; 親亮 児玉; 昭博 吉竹

Collaboration


Dive into the Akihiro Yoshitake's collaboration.

Researchain Logo
Decentralizing Knowledge