Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Brian D. McMinn is active.

Publication


Featured researches published by Brian D. McMinn.


microprocessor test and verification | 2009

Constraint Management and Checking in Template-Based Circuit Designs

Richard L. Bartolotti; Tom Burd; Brian D. McMinn; Arun Chandra

In a template-based design methodology, constraint management and proof are critical to accurate circuit analysis. Constraints are defined in one of three places: at the template level, at the circuit design level, or at the RTL level. Constraints are used to restrict the patterns of both logical and electrical analyses. At the circuit level, where the templates are instantiated, the constraints must be proven true to validate the logical and electrical analyses. In this paper, we show all aspects of our constraint management in our template-based design methodology. We show how we use constraints for formal equivalence checking, electrical analysis, and template verification and how we validate constraints using formal techniques and simulation assertions.


Archive | 1990

Normalizing pipelined floating point processing unit

Smeeta Gupta; Robert M. Perlman; Thomas W. Lynch; Brian D. McMinn


Archive | 1990

PIPELINED FLOATING POINT PROCESSING UNIT

Robert M. Perlman; Prem Sobel; Brian D. McMinn; Robert Thaden; Glenn A. Tamura; Thomas W. Lynch; Raju Vesgesna


Archive | 2000

Cache including a prefetch way for storing cache lines and configured to move a prefetched cache line to a non-prefetch way upon access to the prefetched cache line

Brian D. McMinn


Archive | 1990

Self-regulating clock generator

David B. Witt; Brian D. McMinn


Archive | 1997

Data transaction typing for improved caching and prefetching characteristics

David S. Christie; Brian D. McMinn; Stephan G. Meier; James K. Pickett


Archive | 2000

Computer system including priorities for memory operations and allowing a higher priority memory operation to interrupt a lower priority memory operation

W. Kurt Lewchuk; Brian D. McMinn; James K. Pickett


Archive | 2001

Storage circuit with data retention during power down

Brian D. McMinn


Archive | 2003

System and method for handling exceptional instructions in a trace cache based processor

Mitchell Alsup; Gregory William Smaus; James K. Pickett; Brian D. McMinn; Michael A. Filippo; Benjamin T. Sander


Archive | 1997

Apparatus and method for efficient loop control in a superscalar microprocessor

Anthony M. Petro; Brian D. McMinn

Collaboration


Dive into the Brian D. McMinn's collaboration.

Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar

Prem Sobel

Advanced Micro Devices

View shared research outputs
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Top Co-Authors

Avatar
Researchain Logo
Decentralizing Knowledge