Is this you? Create Your Porfile
Avatar

Edward Francis Culican

IBM

Network

Latest external collaboration on country level. Dive into details by clicking on the dots.

Explore More

Hotspot

Dive into the research topics where Edward Francis Culican is active.

Explore More

Publication

Featured researches published by Edward Francis Culican.

Archive | 1989

Analog macro embedded in a digital gate array

Edward Francis Culican; John D. Davis; John F. Ewen; Scott A. Mc Cabe; Joseph Michael Mosley; Allan L. Mullgrav; Philip F. Noto; Clarence Ivan Peterson; Philip E. Pritzlaff

Archive | 1984

Integrated circuit chip structure wiring and circuitry for driving highly capacitive on chip wiring nets

Edward Francis Culican; Philip E. Pritzlaff

Archive | 1984

Gate array chip

Edward Francis Culican; Matthew C. Graf; Leonard Carl Ritchie

Archive | 1987

Oscillator with noise rejection and square wave output

Edward Francis Culican; John D. Davis; Martin E. Powell; Philip E. Pritzlaff

Archive | 1990

Integrated circuit chip structure with wiringnet capacitive load compensation

Edward Francis Culican; Philip E. Pritzlaff

Archive | 1989

In einer digitalen Toranordnung eingebettete analoge Makroschaltung. In a digital gate array embedded analog macro circuit.

Joseph Michael Mosley; Allan L. Mullgrav; Philip Krankie Noto; Clarence Ivan Peterson; Edward Francis Culican; John D. Davis; John F. Ewen; Scott Allan Mccabe; Philipp Edward Pritzlaff

Archive | 1988

Gate array oscillator with noise rejection

Edward Francis Culican; John D. Davis; Martin E. Powell; Philip Edward Pritz

Archive | 1986

Circuit for the speeding-up of up-going transitions in TTL or DTL circuits under high capacitive load.

Edward Francis Culican; Philip E. Pritzlaff; Goor Kenneth Alan Van; Helmut Schettler

Archive | 1986

Schaltung zum beschleunigen der ansteigenden uebergaenge in ttl- oder dtl-schaltungen mit hoher kapazitiver belastung. Circuit for accelerating the rising uebergaenge in ttL or dt circuits with high capacitive load.

Edward Francis Culican; Pritzlaff; Goor Kenneth Alan Van; Helmut Schettler

Archive | 1985

Speed up of up-going transition of TTL or DTL circuits under high _capacitive load

Edward Francis Culican; Philip E. Pritzlaff; Helmut Schettler; Kenneth A. Van Goor

Explore More

Collaboration

Dive into the Edward Francis Culican's collaboration.

Top Co-Authors
Avatar

Philip E. Pritzlaff

IBM

View shared research outputs
Top Co-Authors
Avatar

John D. Davis

IBM

View shared research outputs
Top Co-Authors
Avatar

Helmut Schettler

IBM

View shared research outputs
Top Co-Authors
Avatar

Allan L. Mullgrav

IBM

View shared research outputs
Top Co-Authors
Avatar

Clarence Ivan Peterson

IBM

View shared research outputs
Top Co-Authors
Avatar

Goor Kenneth Alan Van

IBM

View shared research outputs
Top Co-Authors
Avatar

John F. Ewen

IBM

View shared research outputs
Top Co-Authors
Avatar

Joseph Michael Mosley

IBM

View shared research outputs
Top Co-Authors
Avatar

Leonard Carl Ritchie

IBM

View shared research outputs
Top Co-Authors
Avatar

Martin E. Powell

IBM

View shared research outputs
Explore More
Researchain Logo
Decentralizing Knowledge