Network


Latest external collaboration on country level. Dive into details by clicking on the dots.

Hotspot


Dive into the research topics where Glen Howard Handlogten is active.

Publication


Featured researches published by Glen Howard Handlogten.


international conference on computer design | 1994

AS/400 64-bit powerPC-compatible processor implementation

John Michael Borkenhagen; Glen Howard Handlogten; John D. Irish; Sheldon B. Levenstein

An implementation of the 64-bit PowerPC Architecture optimized for the IBM AS/400 commercial environment is described. This 64-bit BiCMOS semicustom implementation runs at a clock rate of 170 MHz. The processor features a 4-way superscalar pipelined fixed point unit which can dispatch and execute up to 4 instructions each cycle, a floating point unit with a peak rate of 500 MFLOPs, 8-Kbyte L0 instruction cache, 256-Kbyte L1 cache, and support for 64-Gbyte of main storage. A 4-way rightly-coupled symmetric multi-processor system is one of several configurations supported by this implementation.<<ETX>>


Archive | 2001

High speed network processor

Jean Calvignac; William John Goetzinger; Glen Howard Handlogten; Marco C. Heddes; Joseph Franklin Logan; James Francis Mikos; David Alan Norgaard; Fabrice Jean Verplanken


Archive | 1997

Method and apparatus to perform pipelined denormalization of floating-point results

Glen Howard Handlogten


Archive | 2002

Network processor having fast flow queue disable process

William John Goetzinger; Glen Howard Handlogten; James Francis Mikos; David Alan Norgaard


Archive | 2001

QoS scheduler and method for implementing quality of service anticipating the end of a chain of flows

William John Goetzinger; Glen Howard Handlogten; James Francis Mikos; David Alan Norgaard


Archive | 2001

QoS scheduler and method for implementing quality of service with cached status array

William John Goetzinger; Glen Howard Handlogten; James Francis Mikos; David Alan Norgaard


Archive | 1995

Method and apparatus for register renaming in a computer system using a separate arithmetic available queue

Glen Howard Handlogten


Archive | 1991

Radix aligner for floating point addition and subtraction

Scott Alan Hilker; Glen Howard Handlogten


Archive | 2009

Heuristic clustering of circuit elements in a circuit design

Mark S. Fredrickson; Glen Howard Handlogten; Chad B. McBride


Archive | 2001

Weighted fair queue serving plural output ports

William John Goetzinger; Glen Howard Handlogten; James Francis Mikos; David Alan Norgaard

Researchain Logo
Decentralizing Knowledge